
System Synthesis and Modeling (CSCE 3953)

RISC Microprocessor



Zack Fravel

010646947

12/8/16

zpfravel@uark.edu

Parent Objective

The parent objective of our final project in the course is to assemble our simple RISC microprocessor. All of us have been assigned a unique test program within the confines of our instruction set that will test the functionality of the design. We are to not only show the behavioral simulation works in ModelSim, but we are also assigned to make sure the simulation works synthesized through Design Vision as well. Other than the preliminary specifications of 16 bit-wide bus and various inputs and outputs (clk, reset, MFC, R_W, EN) for data/addressing along with program memory and data memory being mapped to a single address space, it was left to us to make a number of assumptions on exactly how to put all the pieces together.

Design Methodology

Registers and Logic Modules

- Program Counter (PC)

The program counter (PC) is designed to tell the MAR where to look for the next instruction on every fetch. Notable inputs are the tri enable/PC_out and the increment/PC_inc signal, which is set to increase the value of the counter by one if raised to '1' on every clock edge. Like all modules that drive the bus, the only time PC's data is transferred to the bus is when PC_out, or the tri enable, goes high. Reset sets the value back to 16'h0000.

- Memory Address Register (MAR) / Instruction Register (IR)

The memory address register (MAR) and instruction register (IR) are one in the same. Their functionality is identical, therefore I designed one module for both and instantiated it twice at top level. They both check for an input enable signal and latches data from the bus if high. Since neither of these registers drive the bus (MAR goes to memory and IR goes to ID), they're outputting at all times to their respective destinations. Reset sets the value back to 16'h0000 (same as all others).

- Memory Data Register (MDR)

The memory data register (MDR) is the most complex of all the registers in the system. It's internal structure consists of two registers, one for reading data from memory to the bus and the other for writing data from the bus to memory. On the positive edge of the clock, both check for reset and their respective In-enable

signals where they latch data from their respective inputs. The only difference between the two is the 'Read' register's output is dependent on a tri enable signal.

- General Purpose Registers (GPR)

The general purpose registers (GPR) are identical in form and functionality to the MAR and IR registers with one exception. Since they are meant to also be bus drivers, their output is dependent on a tri enable signal. I designed one module that is instantiated four times on the top level [GPR0 - GPR3]. Reset works as expected (16'h0000).

- Arithmetic Logic Unit (ALU)

The arithmetic logic unit (ALU) of our microprocessor needs is able to handle seven operations [add, sub, not, and, or, xor, xnor]. Internally, the ALU consists of three registers, two for operands and one for the result. On the positive edge of the clock, the ALU checks for the in-enable signals for these registers and latches data if high. Within the condition of the output register's in-enable signal going high, I have a case statement that sets the value of the result register to the result of one of the seven operations dependent on a 3-bit operation signal. Finally, like all other drivers of the bus, the result output is dependent on a tri enable signal.

- Instruction Decoder (ID)

The instruction decoder (ID) is a fairly simple logic block. The ID brings in data from the IR, at all times, and on the positive edge of the clock checks for an enable signal. Whenever this enable signal goes high, it kicks off the ID and a case statement is run on the top four bits (instruction_in[15:12] or opcode) and sends an output start signal to the corresponding finite state machine (FSM) to start execution of the instruction. The ID passes the separate outputs of Opcode, Ri, and Rj for all of the FSM's to work with.

Control Signal Generation (Moore-Style Finite State Machines)

All FSM's described in this report are Moore-Style FSM's with their outputs being solely dependent on their current state. They are all designed using three always blocks: transition, next state logic, and output logic. All of the operation FSM's send 'finish' signals that are | | together to the instruction fetch 'start' input. Also, the first stage of all the FSM's besides fetch is incrementing the PC to ensure execution keeps flowing.

- Instruction Fetch

My fetch FSM design is designed to be start whenever reset goes high or its start signal set by the other FSM's finish signal goes high. Whenever either of these conditions are met, the fetch process is kicked off. The FSM is responsible for sending out control signals that send the program counter's value to the MAR, waits MFC (memory sends data to MDR), and sends the MDR's data to the IR across the bus then finally kicks off the ID enable signal to decode the instruction. Once the instruction is decoded it kicks off the respective FSM for that instruction and thus the cycle continues.

- R-type

The R-Type FSM is kicked off whenever the ID receives an ADD, SUB, NOT, AND, OR, XOR, or XNOR instruction. The FSM also receives both operands from the ID. Once it starts, the FSM latches the first operand's register contents into the first ALU register, then does the same for the second operand into the second ALU register. Finally, it sends the signals to calculate the result and sets the first operand's register up to receive the data from the ALU across the bus.

- Immediate-type

The Immediate FSM is very similar to the R-Type FSM and is kicked off whenever the ID receives an ADDi or SUBi instruction. The Immediate FSM follows the same pattern of execution as the R-Type FSM, with the one exception and thats instead of latching register data to the second ALU register, the FSM drives the bus with an internal enable signal on a tri state output and sends the second operand to the ALU.

- Move

The Move FSM is extremely simple in its design. In three stages, the FSM increments the PC, and sets the corresponding signals to output data from the source register to the bus and latch it in the destination register.

- Move Immediate

The Move Immediate FSM does the exact same execution flow as the Move FSM except that instead of sending data from a source register, it sends data to the bus directly from the second operand much like the Immediate FSM with its internal tri enable signal.

- Store

The Store FSM sends the destination GPR's value across the bus to the MAR then sends the source GPR's value across the bus and latches to the MDR write register. The FSM then sets EN = 1 (memory enable), $R_W = 0$ (write) and waits for MFC. Once MFC goes high, we know the data is sent to memory and the FSM and finish execution.

- Load

The Load FSM is much like the Store except a little more complicated. First off, the FSM sends the source GPR to MAR across the bus. After that, EN and R_W are both set to 1 to indicate a 'read' operation. Once MFC goes high, we know the memory has our data ready and the FSM latches it into the read register in the MDR which then sends it to the destination GPR.

Top Level Design

The top level design wasn't too hard to implement since I kept fairly good track of signals in the steps along the way. I declare all my modules and signals, the important part comes in making the wire connection. All of my GPR in/out signals are the OR outputs of all the FSM GPR signals. The same goes for PC increment signals, Memory R_W, EN, MDR/MAR latch signals, ALU signals, and finally sets the instruction fetch start signal to the output of the OR of all the other FSM finish signals.

Instruction Set and Other Assumptions


The figure on the right is the way I break down the instructions into machine opcode. "0000" I intentionally left blank to ensure the CPU would stop running at the end of the program execution. In our instruction set, the GPR registers are numbered 0, 1, 2, 3. In my design files, they are numbered 1, 2, 3, 4 respectively. This means, for example, ADD R0, R1 would translate to 000100001000010. Other than that, everything else should appear to follow how I've described it elsewhere in the report. My testbench runs a 1 MHz clock speed to make sure any delay caused by synthesis is avoided.

//	Add	(0001)
//	Sub	(0010)
//	Not	(0011)
//	And	(0100)
//	Or	(0101)
//	Xor	(0110)
//	Xnor	(0111)
//	Addi	(1000)
//	Subi	(1001)
//	Mov	(1010)
//	Movi	(1011)
//	Load	(1100)
//	Store	(1101)

Synthesis Process

My strategy with synthesizing the components was to get the behavioral simulation working and synthesize blocks one at a time all under the same specifications. All of the blocks I synthesized I did with the following timing constraints: 50 ns clock cycle with input delay of 2 ns, output delay of 0.5 ns, and a clock uncertainty of 0.15 ns.

I was able to successfully synthesize and simulate with gate delay the entire processor, with one exception being the Instruction Fetch FSM. Other than the Instruction Fetch FSM, every module is simulated post-synthesis. The following are screenshots to show the gate delay in all synthesized modules. Positive edge of the clock is always at the top for delay reference.



16'h0015

16'h0015

GPR

/CPU tb/address

...test/GPR_3/bus_in

... tb/test/GPR 3/clk 1'h0 .../test/GPR_3/reset

...b/test/GPR_3/inEn 1'h0 ../test/GPR 3/outEn 1'h0

...st/GPR_3/bus_out

16'h0001

16'hzzzz

16'hzzzz

1'h0

16'h0001

■Wave - Default = Msas / /CPU_tb/clk 1'h1 /CPU_tb/reset 1'h0 /CPU_tb/MFC 1'h0 **■→** /CPU_tb/data_in **MAR** 16'hzzzz /CPU_tb/R_W 1'h1 //CPU_tb/EN
//CPU_tb/data_out
//CPU_tb/data_out
//CPU_tb/address
//CPU_tb/AR/data_in
//CPU_tb/MAR/data_out 16'h0000 16'h0001 16'h0001 16'h0001 16'h0000 16'h0001 16'h0000 16'h0001 16'h0001 16'h0000

MDR

■ Wave - Default ————

	\$ 1+	Msas					
	/CPU_tb/clk	1'h0					
	/CPU_tb/reset	1'h0					
	/CPU_tb/MFC	1'h0					
	/CPU_tb/data_in	16'hb0d5	16'hb0d5				
	/CPU_tb/R_W	1'h1					
	/CPU_tb/EN	1'h1					
	/CPU_tb/data_out	16'h0000	16'h0000				
	/CPU_tb/address	16'h0000	16'h0000				
	/MDR/data_bus_in	16'hzzzz		16'	hb0d5		
		16'hzzzz		16	hb0d5		
	🛂DR/data_mem_in	16'hb0d5	16'hb0d5				
		16'h0000	16'h0000				
	U_tb/test/MDR/clk	1'h0					
	tb/test/MDR/reset	1'h0					
	test/MDR/read_en	1'h1					
	test/MDR/write_en	1'h0					
	/test/MDR/out_en	1'h0					
		16'h0000	16'h0000	16'h	b0d5		
- 1							

■ Wave - Default = Msas clk
reset
MFC
data_in
R_W
EN 16'hzzzz 1'h0 ■- data_out 16'h0000 data_out
dat 16'h0000 16'h0000 16'hb0d5 4'hb 6'h03 6'h15 4'hb 6'h03 6'h15 1'h1 1'h0 1'h0 1'h0 1'h0 1'h0 MOViop 1'h1 1'h0 1'h0 LOADop STOREop


ID

Msas	
♦U_tb/reset 1'h0 ♦ /CPU_tb/MFC 1'h0 □ •tb/data_in 16'hzzzz •U_tb/R_W 1'h0	
♦U_tb/reset 1'h0 ♦ /CPU_tb/MFC 1'h0 □ •U_tb/data_in 16'hzzzz •U_tb/R_W 1'h0	
♦ /CPU_tb/MFC 1'h0 □♦tb/data_in 16'hzzzz ♦U_tb/R_W 1'h0	
□	
◆U_tb/R_W 1'h0	
◆ /CPU_tb/EN 1'h0	
□ →b/data_out 16'h0000 16'h0000	
□	
Register FSM	
/R FSM/p1 6'h03 6'h03	
/R_FSM/p2 6'h04 6'h04	
□/\circ_i ship ≥ 0 to 1	
□/\pccde	
#FSM/start 1'h0	
*FSM/PCinc 1'h0	
*M/Ri1Out 1'h0	
\$M/Ri2Out 1'h0	
\$M/Ri3Out 1'h0	
\$M/Ri3Out 11h0 \$M/Ri4Out 1'h0	
4M/Rj3Out 1'h0	
4M/Rj4Out 1'h1	
•M/ALUreg2 1'h1	
SGM/SW	
\$FSM/Ri1In 1'h0	
\$FSM/Ri2In 1'h0	
4FSM/Ri3In 1'h0	
\$FSM/Ri4In 1'h0	
•M/ALUtri 1'h0	
*FSM/finish 1'h0	
□ □ ···M/next_s 3'h3 3'h2 1 3'h3	


<u>Immediate</u>


R-type


/ (CPU tb/rest 1h0 / (CPU tb/RV) / (CPU tb/RV) / (CPU tb/EN 1h0 / (CPU tb/	- 1	// /CPU_tb/clk 1'h1										
a		/ /CPU_tb/reset 1'h0										
// CPU_tb/EN		/CPU_tb/MFC 1'h0										
// CPU_tb/EN												
// (CPU_tb/EN												
Inmediate FSM										4		
Info		□→ tb/data_out 16'h0000	16'h0000									
Immediate FSM		□- U_tb/address 16'h0003	16'h0003									
China Chin							1			4 197		
Section Sect		■M/data_out 16'hzzzz	16'h0023									
Section Sect		■ 少 Imm_FSM/p1 6'h03	6'h03									
SM/ALUop Sho		■Imm_FSM/p2 6'h23										
 Imm_FSM/clk m_FSM/reset m_FSM/Start m_FSM/PCinc m_FSM/Ri1Out m_FSM/Ri2Out m_FSM/Ri4Out m_FSM/Ri4Out m_FSM/ALUreg1 m_FSM/ALUreg2 m/ALUreg0 m_FSM/Ri2In m_FSM/Ri3In m_FSM/ALUrei m_FSM/Alurei<td></td><td>■FSM/opcode 4'h8</td><td>4'h8</td><td></td><td></td><td></td><td></td><td></td><td></td><td>الكابة</td><td></td><td></td>		■FSM/opcode 4'h8	4'h8							الكابة		
##m_FSM/reset ##m_FSM/PCinc ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiOut ##m_FSM/RiIIn ##m_FSM/			3'h0									
 ∴m_FSM/Start ∴m_FSM/RiDut ∴FSM/RiDut ∴FSM/RiOut ∴FSM/RiOut ∴FSM/RiOut ∴FSM/ALUreg1 ∴FSM/ALUreg2 ∴M/ALUreg0 ∴M/ALUreg0 ∴M/ALUreg0 ∴M/ALUreg1 ∴m_FSM/RiIIn ∴m_FSM/RiIIn<td></td><td>Imm_FSM/clk 1'h1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>4</td>		Imm_FSM/clk 1'h1										4
 ∴m_FSM/PCinc ∴FSM/Ri1Out ∴FSM/Ri2Out ∴FSM/Ri3Out ∴FSM/Ri4Out ∴FSM/ALUreg1 ∴FSM/ALUreg2 ∴FSM/ALUreg0 ∴M/ALUreg0 ∴M/Ri2In ∴m_FSM/Ri3In ∴m_FSM/Ri3In ∴m_FSM/Ri4In ∴m_FSM/Ri4In ∴m_FSM/Ri5In ∴m_FSM/Ri5In ∴m_FSM/Ri5In ∴m_FSM/Ri5In ∴m_FSM/Ri5In ∴m_FSM/Ri5In ∴m_FSM/Ri5In ∴FSM/ALUtri ∴FSM/ALUtri ∴FSM/ALUtri ∴FSM/ALUtri ∴FSM/data_en 1'h0 												
 FSM/Ri2Out FSM/Ri3Out FSM/Ri4Out FSM/ALUreg1 FSM/ALUreg2 M_FSM/Ri1In m_FSM/Ri3In m												
*FSM/Ri2Out *FSM/Ri4Out *FSM/ALUreg1 *FSM/ALUreg2 *M/ALUreg0 *m_FSM/Ri3In *m_FSM/Ri3In *m_FSM/Ri3In *m_FSM/Ri4In *m_FSM/Ri4In *m_FSM/Ri4In *m_FSM/Ri5In												
 FSM/Ri3Out FSM/ALUreg1 FSM/ALUreg2 MALUreg0 m_FSM/Ri3In m_FSM/Ri4In m_FSM/ALUtri m_FSM/Ri4In m_FSM/ALUtri m_FSM/Ri4In m_		◆FSM/Ri1Out 1'h0										
 FSM/Ri4Out FSM/ALUreg1 FSM/ALUreg2 M/ALUreg0 m_FSM/Ri2In m_FSM/Ri3In m_FSM/Ri4In m_FSM/Ri4In m_FSM/ALUri m_FSM/ALUri m_FSM/Aluri FSM/ALuri m_FSM/Risish m_FSM/data_en 1h0 1h0 1h0 1h0 1h0 1h0 1h0 1h0 												
 FSM/ALUreg1 M/ALUreg2 M/ALUreg0 m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/RiIIn m_FSM/ALUri m_FSM/Aluri m_FSM/Aluri m_FSM/Aluri m_FSM/Aluri m_FSM/data_en 1'h0 1'h0 												
 FSM/ALUreg0 M/ALUreg0 m_FSM/RiJIn m_FSM/ALUri m_FSM/Alutri m_FSM/Alutri m_FSM/Alutri m_FSM/data_en 1'h0 1'h0 1'h0 		_ '										
*M/ALUregO *m_FSM/RiIn *m_FSM/RiZin *m_FSM/RiZin *m_FSM/RiJin *m_FSM/RiJin *m_FSM/RiJin *m_FSM/RiJin *m_FSM/RiJin *m_FSM/RiJin *m_FSM/RiJin *m_FSM/finish *m_FSM/data_en 1'h0 1'h0 1'h0 1'h0												
*m_FSM/Ri1In *m_FSM/Ri2In *m_FSM/Ri3In *m_FSM/Ri4In *m_FSM/Ri4In *m_FSM/finish *m_FSM/finish *m_FSM/data_en 1'h0 1'h0 1'h0 1'h0 1'h0										الكالة		
 m_FSM/Ri2In m_FSM/Ri3In m_FSM/Ri4In m_FSM/ALUtri m_FSM/finish m_FSM/data_en 1'h0 1'h0 							4			A STATE		
 m_FSM/Ri3In m_FSM/Ri4In m_FSM/ALUtri m_FSM/finish m_FSM/data_en 1'h0 1'h0 		◆m_FSM/Ri1In 1'h0										
 ←m_FSM/Ri4In ←FSM/ALUtri ←m_FSM/finish ←FSM/data_en 1'h0 1'h0 												
←FSM/ALUtri 1'h0 ←m_FSM/finish 1'h0 ←FSM/data_en 1'h0		◆m_FSM/Ri3In 1'h1								4 1		
 ←m_FSM/finish ↑FSM/data_en 1'h0 1'h0 								4				
◆FSM/data_en 1'h0 1'		4FSM/ALUtri 1'h0								4 1		
		4m_FSM/finish 1'h0										
□												
		■→M/next_state 3'h4	3'h3					3'h4				
	I											



MoveImm







Simulation Method

The only real way to test if the processor works is to feed it a program! The figure on the right shows the program that I was assigned to show to its completion with my design. Since our top level modules do not need to be synthesized I chose to go the simplest route, at least in my opinion, and have my memory initialized in the testbench and have all the memory function be simulated in the testbench itself.

The figure below shows the program instantiated in memory and translated into machine code within my testbench. The full testbench is included in the report at the end with the rest of the source code. In the next section I will provide a screenshot of the overall waveform of the program simulation as well as individual screenshots of each of the program instructions with their transactions detailed on the bus. In the following section I explain the waveforms and provide my conclusions. In my testbench on read/write operations I have the program wait two clock cycles then MFC gets raised to '1.'


<u>010646947</u>

MOVI R2, #21 SUBI R2, #11 MOV R3, R2 ADDI R2, #35 XOR R2, R3 INV R2 STORE R3, (R2) LOAD (R2), R0


```
// Test Program 010646947
      = 16'b1011000011010101; // MOVi
mem[0]
                                           R2, #21
                                                   xb0d5
                                           R2.
       = 16'b1001000011001011;
                                 // SUBi
                                               #11
mem[1]
                                                    x90cb
                                           R3,
                                               R2
       = 16'b1010000100000011;
                                 // MOV
                                                    xa103
mem [2]
                                 // ADDi
       = 16'b1000000011100011;
                                           R2,
                                               #35
                                                    x80e3
mem[3]
       = 16'b0110000011000100;
                                 // XOR
                                           R2,
mem[4]
                                               R3
                                                    x60c4
                                                    x30c0
       = 16'b0011000011000000;
                                           R2
mem[5]
                                     INV
                                 // STORE
       = 16'b1101000100000011;
                                           R3, (R2)
mem[6]
                                                    xd103
       = 16'b1100000011000001;
                                                    xc0c1
mem[7]
                                 // LOAD
                                          (R2), R0
```

Results


Overall Program Waveform




MOVI R2, #21




SUBI R2, #11




MOV R3, R2




ADDI R2, #35




XOR R2, R3




INV R2




STORE R3, (R2)




LOAD (R2), R0



Instruction Fetch



Instruction Decode



Analysis and Conclusion

Instruction Fetch

This screenshot is taken from right at the beginning of execution, showing that the instruction fetch is indeed triggered by the reset signal at the beginning. Once triggered, the FSM waits a clock cycle then sets the PC out-enable and the MAR in-enable to send the instruction address to memory. On the next clock cycle the FSM sets memEn = 1 and memOp = 1. It can be observed on the waveform that this sets the memory signals $R_W = 1$ and EN = 1 at the top. The memory process in my testbench waits two clock cycles and sends the correct data to the MDR then raises MFC. Once MFC is raised, all the signals relating to the memory operation are dropped and the instruction is latched into the IR from the MDR. Finally, the ID enable signal is raised to decode the instruction (yellow arrow).

Instruction Decode

This screenshot shows the functionality of the ID over the course of the first four instructions. It can be seen that each time a new instruction is fetched (indicated ultimately by the ID enable signal pointed to by the yellow arrow in the last picture). Each time this enable signal goes high, the ID decodes the instruction and sets the corresponding FSM to start. In this screenshot, you see the Movi, Imm, Mov, and Imm signal again get raised, which is what we expect.

Movi R2, #21

This screenshot shows the first instruction in the test program being executed. The purple arrows indicate the PC increment signal and shows its connection with the FSM. The bold arrow shows when the R2-in enable signal gets raised and the thin yellow arrows show the data from p2, the second operand (21) in the instruction, being passed to the bus and into R2. The finish signal initiates the next instruction fetch.

Subi R2, #11

This screenshot shows the second instruction being executed, starting with the purple arrow to indicate PC increment. The light blue arrows indicate where the FSM sends the first operand and second operand into the ALU. First GPR2's value gets transferred to the ALU, then the FSM sends the immediate value 11. After the ALU-out signal is raised it can be seen the correct result of 10 or 16'h000a is then sent into R2.

Mov R3, R2

This waveform of the third instruction is very simple, the purple arrow indicates the PC being incremented and the yellow arrows indicate the transfer of R2 into R3 over the bus. Again, like all other waveforms the finish signal initiates the next fetch.

Addi R2, #35

In this waveform of the fourth instruction, it starts like the rest of the others do with a PC increment. Following the PC increment, the blue arrows indicate the FSM sending the data from R2 into the ALU, then sending the immediate value 35 into the ALU. It's worth noting here the ALUop signal near the bottom of the screenshot is connected to the operation signal in the ALU, controlling the function. The yellow arrows indicate when the correct value of 45 is calculated and transferred into R2.

Xor R2, R3

This waveform shows functionality of the R-type FSM since all our calculations previously have been immediate operations. The blue arrows indicate where the FSM sends R2 into the ALU, then R3. Finally, the yellow arrow indicates when the result is calculated and sent back into R2.

Inv R2

This waveform shows another R-type FSM operation. The purple arrow indicates the PC being incremented, like always. The blue arrows show the FSM latching data into the ALU registers. The FSM sends data into the ALU's second register, however this wont affect our result since the answer is only dependent on the first register. The yellow arrows indicate where the correct inversion is calculated and sent back into R2.

Store R3, (R2)

In our second to last instruction, it begins like the rest with the purple arrow indicating a PC increment. The blue arrow indicates where the FSM sets the MAR to take in data from the bus, and below it we see the FSM set R2-out enable to drive the bus. This tells the memory where to look. The thin blue arrow shows this transfer. The yellow arrows indicate where the value stored in R3 is sent to the MDR. Then the FSM sets EN = 1 and $R_W = 1$ to indicate a write operation and the MFC signal indicates when the memory is done storing the data.

Load (R2), R0

Finally, in our last waveform we have our last PC increment while at the same time sending the contents of R2 to the MAR to tell the memory where to look. The FSM then sets $R_W = 1$ and EN = 1 to indicate a read operation. The star on the picture indicates where MFC goes high and the FSM tells the MDR to latch its data from the memory. Finally, the FSM makes the MDR send its contents to R0, giving R0 the correct final value of 16'h000a or 10.

This concludes the description and analysis of my design for the RISC microprocessor. The following pages give the pre and post synthesis code for all modules, even the instruction fetch where I show the attempted simulation with it synthesized. Overall I feel I was very successful in executing the task set before me with a fully functioning design.

Source Code

Top Level / Testbench (Behavioral Code)

- CPU

```
₽// Zack Fravel
    // System Synthesis and Modeling
    // Final Project
 5 pmodule CPU(clk, reset, MFC, data in, data out, address, r w, en);
 6
 7
    // ports
 8
             input clk; input reset; input MFC; input[15:0] data in;
9
             output wire[15:0] data out; output wire[15:0] address;
10
            output wire r_w; output wire en;
12
    // declare signals
13
14
            tri[15:0] bus;
15
16
             // Component Signals
17
             wire PC_inc, PC_out_en; wire[15:0] PC_data_out;
18
19
             wire[5:0] p1, p2; wire[15:0] ID instruction in;
20
             wire[3:0] ID opcode;
21
22
             wire ALU regIlen, ALU regI2en, ALU regOen, ALU enTriOut;
23
             wire[2:0] ALU operation;
24
25
             wire MAR en;
26
27
             wire MDR read, MDR write, MDR Out;
28
29
             wire R1 in, R1 out, R2 in, R2 out, R3 in, R3 out, R4 in, R4 out;
30
31
32
             wire Fetch start, Fetch MAR in, Fetch r w, Fetch memEn, Fetch MDRread, Fetch MDRout, IRinEn, ID en;
33
34
             wire Load start, Load PCinc, Load R1Out, Load R2Out, Load R3Out, Load R4Out,
                  Load MARin, Load MDRread, Load memEn, Load r w,
35
36
                  Load MDRout, Load R1In, Load R2In, Load R3In, Load R4In, Load finish;
37
38
             wire Store start, Store PCinc, Store R1Out, Store R2Out, Store R3Out,
39
                  Store R4Out, Store MARin, Store MDRwrite, Store memEn, Store r w, Store MDRout,
40
                  Store RalOut, Store Ra2Out, Store Ra3Out, Store Ra4Out, Store finish;
41
42
             wire Move start, Move PCinc, Move R1Out, Move R2Out, Move R3Out, Move R4Out,
43
                  Move R1In, Move R2In, Move R3In, Move R4In, Move finish;
44
45
             wire MovImm start, MovImm PCinc, MovImm RilIn, MovImm Ri2In, MovImm Ri3In, MovImm Ri4In, MovImm finish;
46
47
             wire R_start, R_PCinc, R_Ri1Out, R_Ri2Out, R_Ri3Out, R_Ri4Out, R_ALUreg1,
                  R_Rj1Out, R_Rj2Out, R_Rj3Out, R_Rj4Out, R_ALUreg2, R_ALUreg0,
48
                  R Rilln, R Rilln, R Rilln, R Rilln, R ALUtri, R finish;
50
             wire[2:0] R ALUop;
```

```
wire[2:0] Imm ALUop;
  56 | // make connections
                                    // Program Counter
                                   programCounter PC(clk, reset, PC inc, PC out en, bus);
                                      // General Purpose Registers
                                   GPR GPR 1(clk, reset, bus, R1 in, R1 out, bus);
GPR GPR_2(clk, reset, bus, R2 in, R2 out, bus);
                                    GPR GPR_3(clk, reset, bus, R3_in, R3_out, bus);
                                   GPR GPR_4(clk, reset, bus, R4_in, R4_out, bus);
  65
                                     // Memory Address Register
  67
                                   MAR MAR(clk, reset, bus, MAR en, address);
  68
 69
                                    // Memory Data Register
                                   MDR MDR (clk, reset, bus, bus, data_in, data_out, MDR_read, MDR_write, MDR_Out);
                                    // ALU
                                   final_alu ALU(clk, reset, bus, ALU_regIlen, ALU_regI2en, ALU_regOen, ALU_operation, ALU_enTriOut, bus);
  73
 74
  76
                                     // Instruction Register
                                   MAR IR(clk, reset, bus, IRinEn, ID_instruction in);
 78
                                     // Instruction Decoder
                                    iDecoder ID(clk, reset, ID_en, ID_instruction_in, ID_opcode, R_start,Imm_start, Move_start,
 80
                                                                                MovImm_start, Load_start, Store_start, p1, p2);
                                    // Finite State Machines (Control Signal Generation)
                                   fetch_FSM InstructionFetch(clk, reset, Fetch_start, PC_out_en, Fetch_MARin, Fetch_r_w, Fetch_memEn, Fetch_MDRread,
                                                                                Fetch MDRout, IRinEn, MFC, ID en);
                                    Register_FSM R_FSM(clk, reset, R_start, R_PCinc, R_Ri1Out, R_Ri2Out, R_Ri3Out, R_Ri4Out, R_ALUreg1,
                                                                                R Rj10ut, R Rj20ut, R Rj30ut,R Rj40ut, R ALUreg2, R ALUreg0, R Ri1In, R Ri2In, R Ri3In, R Ri4In, R ALUtri, R finish, pl, p2, ID opcode, R ALUop);
                                    Imm_finish, p1, p2, ID_opcode, Imm_ALUop);
 95
 96
                                    move_FSM Move_FSM(clk, reset, Move_start, Move_FCinc, Move_R1Out, Move_R2Out, Move_R3Out, Move_R4Out,
                                                                                Move_R1In, Move_R2In, Move_R3In, Move_R4In, p1, p2, Move_finish);
 98
99
                                    moveImm_FSM MoveImm_FSM(clk, reset, MovImm_start, MovImm_PCinc, bus, MovImm_Rilln, Mov
                                                                               p1, p2, MovImm_finish);
102 = 103
104
                                  Load FSM Load FSM(clk, reset, Load start, MFC, Load PCinc, Load R1Out, Load R2Out, Load R3Out, Load R4Out, Load MARin,
                                                                           Load MDRread, Load memEn, Load rw, Load MDRout, Load RlIn, Load R2In, Load R3In, Load R4In, p1, p2, Load finish);
                                  Store_FSM Store_FSM(clk, reset, Store_start, MFC, Store_PCinc, Store_R10ut, Store_R20ut, Store_R30ut, Store_R40ut, Store_MARin, Store_MDRwrite, Store_memEn, Store_r_w, Store_MDRout, Store_Ra10ut, Store_Ra20ut, Store_Ra30ut, Store_Ra40ut, p1, p2, Store_finish);
106
108
                                  // Assign Wire 'Or' Connections
110
                                  assign r_w = (Fetch_r_w || Load_r_w || Store_r_w)?1:0;
                                  assign en = (Fetch_memEn || Load_memEn || Store_memEn)?1:0;
                                  assign PC_inc = (R_PCinc || Imm_PCinc || Move_PCinc || MovImm_PCinc || Load PCinc || Store PCinc)?1:0;
116
                                  assign MAR_en = (Fetch_MARin || Load_MARin || Store_MARin)?1:0;
118
                                  assign MDR read = (Fetch MDRread || Load MDRread)?1:0;
                                  assign MDR_write = (Store_MDRwrite)?1:0
                                  assign MDR_Out = (Fetch_MDRout || Load_MDRout || Store_MDRout)?1:0;
                                  assign R1_in = (R_RilIn || Imm_RilIn || Move_RlIn || MovImm_RilIn || Load_RlIn)?1:0;
                                  assign R2 in = (R Ri2In || Imm Ri2In || Move R2In || MovImm Ri2In || Load R2In)?1:0;
                                  assign R3_in = (R_Ri3In || Imm_Ri3In || Move_R3In || MovImm_Ri3In || Load_R3In)?1:0;
                                  assign R4 in = (R Ri4In || Imm Ri4In || Move R4In || MovImm Ri4In || Load R4In)?1:0;
                                  assign R1 out = (R RilOut || R RjlOut || Imm RilOut || Move RlOut || Load RlOut || Store RlOut || Store RalOut)?1:0;
                                  assign R2_out = (R Ri2Out || R Rj2Out || Imm Ri2Out || Move R2Out || Load R2Out || Store R2Out |
                                  assign R3 out = (R Ri3Out || R Rj3Out || Imm Ri3Out || Move R3Out || Load R3Out || Store R3Out |
134
                                  assign R4_out = (R_Ri4Out || R_Rj4Out || Imm_Ri4Out || Move_R4Out || Load_R4Out || Store_R4Out || Store Ra4Out)?1:0;
                                 assign ALU_regIlen = (R_ALUreg1 || Imm_ALUreg1)?1:0;
assign ALU_regI2en = (R_ALUreg2 || Imm_ALUreg2)?1:0;
                                 assign ALU regOen = (R ALUregO || Imm ALUregO)?1:0;
assign ALU enTriOut = (R ALUtri || Imm ALUtri)?1:0;
assign ALU_operation = R_ALUop;
142
                                  assign Fetch start = (R finish || Imm finish || Move finish || MovImm finish || Load finish || Store finish)?1:0;
```

146

- Testbench

```
₽// Zack Fravel
    // System Synthesis and Modeling
 3
     // Final Project
 4
 5
    `timescale 1ns/1ns
   pmodule CPU tb();
 8
     // Outputs to CPU
 9
             reg clk; reg reset; reg MFC;
10
             reg[15:0] data in;
11
     // Memory
12
13
             wire R W; wire EN;
14
             wire[15:0] data out; wire[15:0] address;
15
             reg[15:0] mem[65535:0]; // 16'hFFFF to 16'h0000
16
     // Delcare CPU
17
18
             CPU test(clk, reset, MFC, data in, data out, address, R W, EN);
19
20
     // Initialize Memory
21
             integer i;
22
             initial
23
             begin
24
                      clk = 0; reset = 0; MFC = 0; data in = 16'bz; #500;
25
                      reset = 1;
26
                      // Clear Memory
27
28
                      for(i=0; i<65535; i=i+1)
29
                      begin
30
                               mem[i] = 16'b0;
31
                      end
32
                      // Test Program 010646947
33
                      mem[0] = 16'b1011000011010101; // MOVi R2, #21 xb0d5
                      mem[1] = 16'b1001000011001011; // SUBi R2, #11 x90cb
34
35
                      mem[2] = 16'b1010000100000011; // MOV
                                                                  R3, R2 xa103
                      mem[3] = 16'b1000000011100011; // ADDi R2, #35 x80e3
36
                      mem[4] = 16'b0110000011000100; // XOR
37
                                                                  R2, R3 x60c4
38
                      mem[5] = 16'b0011000011000000; // INV
                                                                  R2
                      mem[6] = 16'b1101000100000011; // STORE R3, (R2) xd103
39
                      mem[7] = 16'b1100000011000001; // LOAD (R2), R0 xc0c1
40
41
                      @(negedge clk) reset = 0;
42
             end 44 // Clock generation
43
                  45
                             always #1000 clk = ~clk;
                  46
                  47
                      // Handle read/write operations
                  48
                             always@(EN)
                  49
                             begin
                  50
                                     if (EN)
                  51
                                      begin
                  52
                                            #4000;
                                            if(R W)
                  54
                                              begin
                                                   // Read
                  56
                                                   data_in = mem[address];
                  57
                                                   \#4000; MFC = 1; \#2000; MFC = 0;
                  58
                                              end
                  59
                                            else
                  60
                                              begin
                  61
                                                   // Write
                  62
                                                   mem[address] = data out;
                  63
                                                   \#4000; MFC = 1; \#20\overline{0}0; MFC = 0;
                  64
                                              end
                  65
                                      end
                  66
                                     else
                                            data_in = 16'bz;
                  67
                  68
                             end
                  69
                     endmodule
```

Modules (Pre-Synthesis Behavioral Code)

- Program Counter

```
pmodule programCounter(clk, reset, incriment, oTriEn, PC out);
 6
 7
    // Input/Output/Register Declaration
 8
    input clk; input reset; input incriment;
 9
    input oTriEn; output tri[15:0] PC out;
    reg[15:0] counter;
10
11
12
    // Architecture
13
14
    always@(posedge clk or posedge reset)
15
   | begin
16
17
             if(reset == 1)
18
                     counter <= 16'h0000;
19
             else
20
                if(incriment == 1)
21
                     counter <= counter + 1;</pre>
22
23
    end
24
25
             assign PC out = (oTriEn) ? counter:16'hzzzz;
26
27
    endmodule
```

- MAR / IR

```
5 pmodule MAR(clk, reset, data in, enI, data out);
 7
    // Input/Output/Register Declaration
 8
    input clk; input reset; input[15:0] data in;
 9
    input enI; output[15:0] data out;
10
    reg[15:0] data;
11
12
    // Architecture
13
    always@(posedge clk or posedge reset)
14
15 | begin
16
            if (reset == 1)
17 🛊
                begin
18
                     data <= 16'h0000;
19
                end
20
            else
21
               if (enI == 1)
22
                     data <= data in;
23
    end
24
25
            assign data out = data;
26
27
    endmodule
```

- MDR

```
5 pmodule MDR(clk, reset, data_bus_in, data_bus_out, data_mem_in, data_mem_out, read_en, write_en, out_en);
6
    // Input/Output/Register Declaration
8
    input clk; input reset; input[15:0] data mem in; input[15:0] data bus in; input read en; input write en; input out en;
    output[15:0] data mem out; output tri[15:0] data bus out;
10
11
    reg[15:0] read_data;
    reg[15:0] write data;
13
14
    // Architecture
15
   always@(posedge clk or posedge reset)
16 | begin
17
            if (reset == 1)
18
               begin
19
                    read data <= 16'h0000;
20
                    write data <= 16'h0000;
               end
            else
                     if(read_en == 1)
                             read data <= data_mem_in;
                     else if(write_en == 1)
26
                             write_data <= data_bus_in;</pre>
    end
            assign data mem out = write data;
30
            assign data bus out = (out en) ? read data:16'hzzzz;
    endmodule
```

- GPR

21

23

24 25

27

28 29

31 32

```
pmodule GPR(clk, reset, bus in, inEn, outEn, bus out);
 6
 7
    // Input/Output/Register Declaration
 8
    input clk; input reset; input[15:0] bus in; input inEn; input outEn;
 9
    output tri[15:0] bus out;
10
11
    reg[15:0] data;
12
13
    // Architecture
14
    always@(posedge clk or posedge reset)
15
   | begin
16
             if (reset == 1)
17
                     data <= 16'h0000;
18
             else
19
                     if(inEn == 1)
20
                              data <= bus in;
21
    end
22
23
             assign bus out = (outEn) ? data:16'hzzzz;
24
25
    endmodule
```

- ID

```
5 pmodule iDecoder(clk, reset, enable, instruction_in, opcode, ALUop, IMMop, MOVop, MOViop, LOADop, STOREop, A, B);
     // Input/Output/Signal Declaration
              input clk; input reset; input enable; input[15:0] instruction_in; output[3:0] opcode; output reg ALUop;
              output reg LOADop; output reg STOREop; output reg IMMop; output reg MOVop; output reg MOViop;
              output[5:0] A; output[5:0] B;
     reg active;
14
15
     // Architecture
     always@(posedge clk)
    begin
              if (enable)
                begin
20
                case(instruction_in[15:12])
                       default: begin
                                           ALUop = 0; LOADop = 0; IMMop = 0;
                                           MOVop = 0; MOViop = 0; STOREop = 0;
                                           active = 0;
                                 end // Blank
                       4'b0001: begin
                                       ALUop = 1; LOADop = 0; IMMop = 0; MOVop = 0; MOViop = 0; STOREop = 0; active = 1; \frac{1}{2}
                                 end // Add (0001)
                       4'b0010: begin
                                       ALUop = 1; LOADop = 0; IMMop = 0; MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
                                              (0010)
                                 end // Sub
34
                       4'b0011: begin
                                        ALUop = 1; LOADop = 0; IMMop = 0;
                                        MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
                                 end // Not
                                              (0011)
                       4'b0100: begin
                                       ALUop = 1; LOADop = 0; IMMop = 0;
                                       MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
40
                                 end // And
                                              (0100)
                       4'b0101: begin
                                       ALUop = 1; LOADop = 0; IMMop = 0; MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
43
44
                                 end // Or
                                              (0101)
45
46
                       4'b0110: begin
                                       ALUop = 1; LOADop = 0; IMMop = 0; MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
48
49
                                     end // Xor (0110)
50
                         4'b0111: begin
51
                                            ALUop = 1; LOADop = 0; IMMop = 0;
                                            MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
                                    end // Xnor (0111)
53
                         4'b1000: begin
54
                                            ALUop = 0; LOADop = 0; IMMop = 1; MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
55
56
                                     end // Addi (1000)
58
                         4'b1001: begin
                                            ALUop = 0; LoADop = 0; IMMop = 1; MoVop = 0; MoViop = 0; STOREop = 0; active = 1;
59
60
                                     end // Subi (1001)
61
62
                          4'b1010: begin
                                    ALUop = 0; LOADop = 0; IMMop = 0;

MOVop = 1; MOViop = 0; STOREop = 0; active = 1;

end // Mov (1010)
63
64
65
66
                         4'b1011: begin
67
                                            ALUop = 0; LOADop = 0; IMMop = 0;
                                    MOVop = 0; MOViop = 1; STOREop = 0; active = 1; end // Movi (1011)
68
69
70
                          4'b1100: begin
                                            ALUop = 0; LOADop = 1; IMMop = 0;
72
                                            MOVop = 0; MOViop = 0; STOREop = 0; active = 1;
                                     end // Load (1100)
73
74
                         4'b1101: begin
                                            ALUop = 0; LOADop = 0; IMMop = 0;
MOVop = 0; MOViop = 0; STOREop = 1; active = 1;
76
                                     end // Store (1101)
78
                  endcase
79
                  end
80
               else
81
                  begin
                          ALUop = 0; LOADop = 0; IMMop = 0;
MOVop = 0; MOViop = 0; STOREop = 0;
82
83
                           active = 0;
84
85
87
               assign opcode = instruction in[15:12];
               assign A = instruction in[11:6];
88
               assign B = instruction in[5:0];
89
90
91
     endmodule
```

- ALU

```
4 pmodule final alu(clk, reset, data in, regIlen, regI2en,
                      regOen, operation, enTriOut, data out);
 6
 7
    // Input/Output Declaration //
 8
    input clk; input reset; input[15:0] data in; input regIlen; input regI2en;
 9
    input regOen; input[2:0] operation; input enTriOut; output[15:0] data out; tri[15:0] data out;
10
11
    // Register/Signal Declaration //
12
    reg[15:0] ALUin1;
13
     reg[15:0] ALUin2;
14
     reg[15:0] result;
15
16
    parameter ADD = 3'b000, SUB = 3'b001, NOT = 3'b010, AND = 3'b011,
17
               OR = 3'b100, XOR = 3'b101, XNOR = 3'b110;
18
19
    always@(posedge clk or posedge reset)
20 | begin
21
             if(reset == 1)
22
                begin
                     ALUin1 <= 16'h0000;
23
24
                     ALUin2 <= 16'h0000;
25
                     result <= 16'h0000;
26
                end
27
             else
28
                if(reqIlen == 1)
                                                               // Assign input registers
29
                     ALUin1 <= data in;
30
                else if (regI2en == \overline{1})
31
                     ALUin2 <= data_in;
                else if (reg0en == 1)
32
33 🛊
                      begin
                          case (operation)
34
                                                                        // Perform ALU Operations
35
                              ADD: result <= ALUin1 + ALUin2;
                              SUB: result <= ALUin1 - ALUin2;
36
37
                              NOT: result <= ~ALUin1;
38
                              AND: result <= ALUin1 & ALUin2;
39
                              OR:
                                    result <= ALUin1 | ALUin2;
                              XOR: result <= ALUin1 ^ ALUin2;</pre>
40
41
                              XNOR: result <= ALUin1 ~^ ALUin2;</pre>
42
                              default : result <= 16'h0000;</pre>
43
                      endcase
44
             end
45
    end
46
47
             assign data out = (enTriOut) ? result:16'hzzzz; // Tri State Buffer on output
48
49
   lendmodule
```

- Instruction Fetch FSM

```
5 pmodule fetch FSM(clk, reset, start, PCoutEn, MARinEn, memOp, memEn, MDRreadEn, MDRoutEn, IRinEn, MFC, ID en);
 7
     // Port Declartaion
 8
 9
     input clk; input reset; input start; input MFC;
10
11
     output req PCoutEn; output req MARinEn; output req memOp; output req memEn;
12
     output reg MDRreadEn; output reg MDRoutEn; output reg IRinEn;
13
     output reg ID en;
14
15
     reg[3:0] current state, next state;
16
17
     // Set Parameters for State Signals
18
     parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
19
20
               four = 4'b0100, five = 4'b0101, six = 4'b0110,
21
               seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
22
23
24
     // Architecture
25
26
     always @(posedge clk or posedge reset)
                                                                        // Current State Transition
27
    begin
28
         if (reset)
29
              current state <= init;</pre>
30
         else
31
               current state <= next state;
32
     end
                35 always @(current_state or MFC or start)
                                                                     // Next State Logic
33
                36 | begin
34
                37
                 38
                        case(current state)
                 39
                 40
                        init:
                                begin
                                      if(start || reset)
                41
                 42
                                              next state <= one;</pre>
                 43
                 44
                                              next state <= next state;</pre>
                45
                                 end
                                 begin next_state <= two; end
begin next_state <= three; end</pre>
                46
                        one:
                 47
                        two:
                 48
                        three:
                                begin next state <= four; end</pre>
                 49
                        four:
                                 begin
                 50
                                      if (MFC)
                 51
                                              next state <= five;</pre>
                                      else
                 53
                                              next state <= four;</pre>
                 54
                                 end
                 55
                                 begin next state <= six; end
                        five:
                                begin next_state <= seven; end
begin next_state <= eight; end</pre>
                 56
                        six:
                 57
                        seven:
                 58
                        eight: begin next state <= nine; end
                        nine: begin next_state <= init; end
default:begin next_state <= init; end</pre>
                 59
                60
                61
                 62
                        endcase
                 63
                     end
                 64
                65
                     always @(current state)
                                                                                // Output Logic
                66
                67
                     begin
                 68
                        case (current_state)
                 69
                 71
                        init: begin
                                      PCoutEn = 0; MARinEn = 0; memOp = 0; memEn = 0;
                 73
                                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID_en = 0;
                 74
                                end
                 75
                                begin
                        one:
                 76
                                      PCoutEn = 0; MARinEn = 0; memOp = 0; memEn = 0;
                                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID en = 0;
                 78
                                end
                 79
                                begin
                        two:
                80
                                      PCoutEn = 1; MARinEn = 1; memOp = 0; memEn = 0;
                81
                                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID en = 0;
                82
                                end
```

```
83
        three: begin
84
                      PCoutEn = 1; MARinEn = 1; memOp = 1; memEn = 1;
85
                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID en = 0;
86
               end
87
        four: begin
88
                      PCoutEn = 1; MARinEn = 1; memOp = 1; memEn = 1;
89
                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID en = 0;
90
               end
91
        five:
               begin
92
                      PCoutEn = 0; MARinEn = 0; memOp = 1; memEn = 1;
93
                      MDRreadEn = 1; MDRoutEn = 0; IRinEn = 0; ID en = 0;
94
               end
95
        six:
               begin
96
                      PCoutEn = 0; MARinEn = 0; memOp = 1; memEn = 1;
97
                      MDRreadEn = 1; MDRoutEn = 0; IRinEn = 0; ID en = 0;
98
               end
99
        seven: begin
100
                      PCoutEn = 0; MARinEn = 0; memOp = 0; memEn = 0;
101
                      MDRreadEn = 0; MDRoutEn = 1; IRinEn = 1; ID en = 0;
102
               end
103
        eight: begin
104
                      PCoutEn = 0; MARinEn = 0; memOp = 0; memEn = 0;
105
                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID en = 1;
106
               end
107
        nine: begin
108
                      PCoutEn = 0; MARinEn = 0; memOp = 0; memEn = 0;
109
                      MDRreadEn = 0; MDRoutEn = 0; IRinEn = 0; ID en = 0;
110
               end
111
112
        endcase
113
114
     end
115
116
117
118
119
    lendmodule
```

- R-type FSM

```
5 pmodule Register FSM(clk, reset, start, PCinc, Ri1Out, Ri2Out, Ri3Out, Ri4Out,
 6
                    ALUreg1, Rj10ut, Rj20ut, Rj30ut, Rj40ut, ALUreg2, ALUreg0,
 7
                    RilIn, RilIn, RilIn, RilIn, RilIn, ALUtri, finish, pl, p2, opcode, ALUop);
8
 9
    // Port Declartaion
10
    input clk; input reset; input start; input[3:0] opcode; input[5:0] p1; input[5:0] p2;
11
13
    output req PCinc; output req RilOut; output req Ri2Out; output req Ri3Out; output req Ri4Out; output req ALUreq1;
14
    output reg Rj1Out; output reg Rj2Out; output reg Rj3Out; output reg Rj4Out;
15
    output reg ALUreg2; output reg ALUreg0; output reg Ri3In; output reg Ri3In; output reg Ri4In;
16
    output reg ALUtri; output reg finish;
17
    output reg[2:0] ALUop;
18
19
    reg[2:0] current_state, next_state;
20
21
    // Set Parameters for State Signals
22
23
    parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
24
            four = 4'b0100, five = 4'b0101, six = 4'b0110,
2526
            seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
27
28
    // Architecture
29
30
    always @(posedge clk or posedge reset)
                                                            // Current State Transition
31
   begin
32
       if (reset)
33
            current_state <= init;</pre>
34
35
            current state <= next state;</pre>
36
    end
37
```

```
39 | always @(current_state or start)
                                                                                // Next State Logic
          case(current state)
43
44
          init: begin
                           if(start)
45
46
                                      next_state <= one;</pre>
47
                           else
48
                                      next state <= init;</pre>
49
51
          one:
                    begin next state <= two; end</pre>
52
          two:
                     begin next state <= three; end</pre>
          three: begin next_state <= four; end</pre>
53
                    begin next_state <= five; end
54
          four:
                    begin next_state <= six; end</pre>
          five:
                    begin next_state <= init; end</pre>
          six:
57
          default:begin next_state <= init; end</pre>
          endcase
60
      end
61
62
      always @(current_state)
                                                                                // Output Logic
63
64
     begin
65
          case (current state)
67
          init: begin
68
                           PCinc = 0;
69
                           RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                           Rj10ut = 0; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0;
71
                           Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
                           ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0; ALUtri = 0; finish = 0;
73
 74
                   end
75
          one:
                   begin
 76
                           PCinc = 1; ALUreg1 = 1;
 77
                           case (p1)
78
                                      6'b000001: begin RilOut = 1; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
79
                                      6'b000010: begin Ri2Out = 1; Ri1Out = 0; Ri3Out = 0; Ri4Out = 0; end
                                      6'b0000011: begin Ri3Out = 1; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end
80
                                      default : begin Ri4Out = 1; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
81
82
                           endcase
                           Rj10ut = 0; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0;
83
                           Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
84
85
                           ALUreg2 = 0; ALUreg0 = 0; ALUtri = 0; finish = 0;
86
                   end
87
          two:
                  begin
88
                         ALUreg2 = 1;
                         case (p1)
89
                                   6'b000001: begin Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
90
                                   6'b000011: begin Ri20ut = 0; Ri10ut = 0; Ri30ut = 0; Ri40ut = 0; end
6'b000011: begin Ri30ut = 0; Ri20ut = 0; Ri10ut = 0; Ri40ut = 0; end
 91
 92
 93
                                   default : begin Ri4Out = 0; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
94
                         endcase
95
96
97
                         case (p2)
                                   6'b0000001: begin Rj1Out = 1; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0; end
                                   6'b000001: begin Rj20ut = 1; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0; end
6'b000011: begin Rj20ut = 1; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0; end
6'b000011: begin Rj30ut = 1; Rj20ut = 0; Rj10ut = 0; Rj40ut = 0; end
98
99
                                   default : begin Rj4Out = 1; Rj2Out = 0; Rj3Out = 0; Rj1Out = 0; end
                         Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
104
                         ALUreg1 = 0; ALUreg0 = 0; ALUtri = 0; finish = 0;
                  end
          three: begin
106
                         ALUregO = 1:
                         case (p2)
                                   6'b000001: begin Rj10ut = 0; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0; end
6'b000010: begin Rj20ut = 0; Rj10ut = 0; Rj30ut = 0; Rj40ut = 0; end
6'b000011: begin Rj30ut = 0; Rj20ut = 0; Rj10ut = 0; Rj40ut = 0; end
default : begin Rj40ut = 0; Rj20ut = 0; Rj30ut = 0; Rj10ut = 0; end
109
113
                         endcase
114
                         case (p1)
                                   6'b000001: begin RilIn = 1; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
116
                                   6'b000010: begin Ri2In = 1; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
                                   6'b000011: begin Ri3In = 1; Ri2In = 0; Ri1In = 0; Ri4In = 0; end default : begin Ri4In = 1; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
118
                         RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; ALUreg1 = 0; ALUreg2 = 0; ALUtri = 0; finish = 0;
124
                  end
          four: begin
126
                         PCinc = 0;
                         RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                         Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0;
129
                                   6'b0000001: begin RilIn = 1; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
130
                                   6'b0000010: begin Ri2In = 1; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
                                   6'b000011: begin Ri3In = 1; Ri2In = 0; Ri3In = 0; Ri4In = 0; end default : begin Ri4In = 1; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
                         endcase
                         ALUreq1 = 0; ALUreq2 = 0; ALUreq0 = 0; ALUtri = 1; finish = 0;
136
```

```
137 🛊
         five: begin
138
                      case (p1)
                               6'b0000001: begin RilIn = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
139
140
                               6'b000010: begin Ri2In = 0; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
141
                               6'b000011: begin Ri3In = 0; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
142
                              default : begin Ri4In = 0; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
143
                      endcase
144
                      PCinc = 0;
145
                      Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
146
                      Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0;
147
                      ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0; ALUtri = 0; finish = 1;
148
                end
149
         six:
                begin
                      PCinc = 0;
                      Rilout = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                      Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0;
                      Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
153
                      ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0; ALUtri = 0; finish = 0;
154
                end
156
157
         endcase
158
159
     end
160
161
     always@(posedge clk)
                                                                 // Convert Opcode for ALU
162
     begin
163
164
              case (opcode)
165
                      4'b0001: begin ALUop = 3'b000; end
                                                                //Add
166
                      4'b0010: begin ALUop = 3'b001; end
                                                                 //Sub
167
                      4'b0011: begin ALUop = 3'b010; end
                                                                 //Not
                      4'b0100: begin ALUop = 3'b011; end
168
                                                                 //Add
                      4'b0101: begin ALUop = 3'b100; end
4'b0110: begin ALUop = 3'b101; end
169
                                                                 //or
                                                                 //Xor
                      4'b0111: begin ALUop = 3'b110; end
171
                                                                 //Xnor
                      4'b1000: begin ALUop = 3'b000; end
                                                                 //Addi
173
                      4'b1001: begin ALUop = 3'b001; end
                                                                 //Subi
174
                      default: begin ALUop = 3'b000; end
175
              endcase
176
177
     end
178
179
180
    endmodule
```

- Immediate FSM

```
module Immediate FSM(clk, reset, start, PCinc, Rilout, Ri2Out, Ri3Out, Ri4Out,
 6
                      ALUreg1, data out, ALUreg2, ALUreg0, Rilln, Ri2In, Ri3In, Ri4In, ALUtri,
 7
                       finish, p1, p2, opcode, ALUop);
 8
 9
    // Port Declartaion
10
     input clk; input reset; input start; input[3:0] opcode; input[5:0] p1; input[5:0] p2;
11
12
     output req PCinc; output req Ri1Out; output req Ri2Out; output req Ri3Out; output req Ri4Out;
13
14
     output reg ALUreg1; output [15:0] data out; output reg ALUreg2; output reg ALUreg0;
15
     output reg Rilln; output reg Rilln; output reg Rilln; output reg Rilln; output reg Rilln;
16
     output reg ALUtri; output reg finish; output reg[2:0] ALUop;
17
18
     reg[2:0] current state, next state;
19
    reg data en;
20
21
     // Set Parameters for State Signals
22
23
     parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
24
             four = 4'b0100, five = 4'b0101, six = 4'b0110,
             seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
25
26
27
28
     // Architecture
29
30
    always @(posedge clk or posedge reset)
                                                               // Current State Transition
31
    | begin
32
        if (reset)
33
             current_state <= init;</pre>
34
        else
35
             current state <= next state;</pre>
36
    end
37
```

```
39 always @(current_state or start)
                                                                                                                // Next State Logic
 40 | begin
 41
            case (current_state)
 43
 44
            init: begin
 45
                              if(start)
 46
                                          next_state <= one;</pre>
 47
                              else
 48
                                          next_state <= init;</pre>
 49
                    end
 50
 51
           one:
                       begin next state <= two; end
                       begin next_state <= three; end
begin next_state <= four; end</pre>
 52
            two:
 53
            three:
                       begin next_state <= five; end
begin next_state <= six; end
 54
            four:
 55
            five:
                       begin next_state <= init; end</pre>
            six:
 57
           default:begin next state <= init; end</pre>
 58
 59
            endcase
 60
       end
 61
 62
 63
       always @(current state)
                                                                                        // Output Logic
 64
      begin
 65
 66
            case (current state)
 67
 68
            init: begin
 69
                              PCinc = 0;
                               RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                               ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0;
                               Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
                               ALUtri = 0; finish = 0; data_en = 0;
 74
                      end
            one:
                      begin
 76
                               PCinc = 1; ALUreg1 = 1;
                               case (p1)
                                          6'b0000001: begin Ri1Out = 1; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
                                          6'b000010: begin Ri2Out = 1; Ri1Out = 0; Ri3Out = 0; Ri4Out = 0; end 6'b000011: begin Ri3Out = 1; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end
 79
 80
                                          default : begin Ri4Out = 1; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
 81
 82
                               endcase
 83
                               ALUreg2 = 0; ALUreg0 = 0;
 84
                               Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
 85
                               ALUtri = 0; finish = 0; data en = 0;
 86
                      end
          two:
                   begin
                           ALUreg2 = 1; data en = 1;
 88
 89
                           case (p1)
                                     6'b0000001: begin RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
 90
                                     6'b000011: begin Ri2Out = 0; Ri1Out = 0; Ri3Out = 0; Ri4Out = 0; end
6'b000011: begin Ri3Out = 0; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end
91
92
 93
                                     default : begin Ri4Out = 0; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
 94
 95
                           PCinc = 0;
96
97
                           ALUreg1 = 0; ALUreg0 = 0;
                           RilIn = 0; RilIn = 0; RilIn = 0; RilIn = 0; RilIn = 0; ALUtri = 0; finish = 0;
98
99
100
          three: begin
                           ALUregO = 1;
                           case (p1)
                                     6'b000001: begin RilIn = 1; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
                                     6'b000010: begin Ri2In = 1; RiIIn = 0; Ri3In = 0; Ri4In = 0; end
6'b000011: begin Ri3In = 1; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
default : begin Ri4In = 1; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
104
106
                           endcase
108
                           PCinc = 0;
109
                           Rilout = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                           ALUreg1 = 0; ALUreg2 = 0;
ALUrri = 0; finish = 0; data_en = 0;
110
                   end
113
114
          four: begin
                           ALUtri = 1;
                           case (p1)
116
                                      6'b0000001: begin RilIn = 1; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
                                     6'b000010: begin Ri2In = 1; RiIIn = 0; Ri3In = 0; Ri4In = 0; end
6'b000011: begin Ri3In = 1; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
117
118
119
                                     default : begin Ri4In = 1; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
                           endcase
                           ### PCinc = 0;
Rilout = 0; Ri2out = 0; Ri3out = 0; Ri4out = 0;
ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0;
finish = 0; data_en = 0;
122
123
124
                   end
126
          five: begin
                           finish = 1;
128
129
                           case (p1)
                                     1)
6'b000001: begin RilIn = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
6'b000010: begin Ri2In = 0; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
6'b000011: begin Ri3In = 0; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
default : begin Ri4In = 0; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
131
133
                           endcase
134
                           PCinc = 0:
                           Rilout = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
136
                           ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0;
                           ALUtri = 0: data en = 0:
```

```
138
                end
139
         six:
                begin
140
                       PCinc = 0; Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
141
                       ALUreg1 = 0; ALUreg2 = 0; ALUreg0 = 0;
142
                       Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
143
                       ALUtri = 0; finish = 0; data en = 0;
144
                end
145
146
         endcase
147
148
     end
149
150
     always@(posedge clk)
                                                                  // Convert Opcode for ALU
151 |begin
152
153
              case (opcode)
154
                       4'b0001: begin ALUop = 3'b000; end
                                                                  //Add
                       4'b0010: begin ALUop = 3'b001; end
155
                                                                  //Sub
                       4'b0011: begin ALUop = 3'b010; end
156
                                                                  //Not
157
                       4'b0100: begin ALUop = 3'b011; end
                                                                  //Add
158
                       4'b0101: begin ALUop = 3'b100; end
                                                                  //or
                       4'b0110: begin ALUop = 3'b101; end
159
                                                                  //Xor
                       4'b0111: begin ALUop = 3'b110; end
4'b1000: begin ALUop = 3'b000; end
160
                                                                  //Xnor
161
                                                                  //Addi
                       4'b1001: begin ALUop = 3'b001; end
162
                                                                  //Subi
                       default: begin ALUop = 3'b000; end
163
164
              endcase
165
166
167
168
              assign data out = (data en) ? p2:16'hzzzz;
169
170
171
     endmodule
```

- Move FSM

```
module move FSM(clk, reset, start, PCinc,
               Rj10ut, Rj20ut, Rj30ut, Rj40ut,
               RilIn, RilIn, RilIn, RilIn, pl, p2, finish);
     // Port Declartaion
    input clk; input reset; input start; input[5:0] p1; input[5:0] p2;
10
11
     output reg PCinc;
     output reg Rj1Out; output reg Rj2Out; output reg Rj3Out; output reg Rj4Out;
14
     output reg Ri3In; output reg Ri3In; output reg Ri3In; output reg Ri4In;
     output reg finish;
16
17
     reg[3:0] current state, next state;
18
19
     // Set Parameters for State Signals
21
     parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
             four = 4'b0100, five = 4'b0101, six = 4'b0110,
23
             seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
24
25
26
27
28
     // Architecture
                                                                 // Current State Transition
    always @(posedge clk or posedge reset)
29
30
       if (reset)
31
             current_state <= init;</pre>
32
33
             current state <= next state;
34
     end
35
36
37
    always @(current state or start)
                                                                 // Next State Logic
38 | begin
39
40
        case (current_state)
41
42
        init: begin
43
                      if(start)
44
                               next_state <= one;</pre>
45
                      else
46
                               next state <= init;</pre>
47
48
              begin next_state <= two; end</pre>
       two: begin next_state <= three; end three: begin next_state <= init; end
49
50
51
        default:begin next_state <= init; end</pre>
52
        endcase
54
    end
```

```
57 | always @ (current_state)
                                                                           // Output Logic
58 | begin
59
60
          case (current_state)
61
62
          init: begin
                         PCinc = 0; Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0;
63
64
                          Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0; finish = 0;
65
                  end
66
          one:
                  begin
67
                         PCinc = 1; finish = 0;
68
                          case (p1)
 69
                                    6'b0000001: begin RilIn = 1; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
70
                                    6'b000010: begin Ri2In = 1; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
                                    6'b0000011: begin Ri3In = 1; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
                                   default : begin Ri4In = 1; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
 73
                          endcase
 74
 75
                          case (p2)
 76
                                    6'b0000001: begin Rj10ut = 1; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0; end
                                    6'b000010: begin Rj2Out = 1; Rj1Out = 0; Rj3Out = 0; Rj4Out = 0; end
 78
                                    6'b000011: begin Rj30ut = 1; Rj20ut = 0; Rj10ut = 0; Rj40ut = 0; end
                                   default : begin Rj4Out = 1; Rj2Out = 0; Rj3Out = 0; Rj1Out = 0; end
 79
80
                          endcase
81
                  end
82
          two:
                 begin
                          PCinc = 0; finish = 1;
83
84
                          case (p1)
                                    6'b0000001: begin RilIn = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
85
                                   6'b000010: begin Ri2In = 0; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
6'b000011: begin Ri3In = 0; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
default : begin Ri4In = 0; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
86
87
88
89
                          endcase
90
91
                          case (p2)
                                    6'b0000001: begin Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0; end
92
                                   6'b000010: begin Rj2Out = 0; Rj1Out = 0; Rj3Out = 0; Rj4Out = 0; end
6'b000011: begin Rj3Out = 0; Rj2Out = 0; Rj1Out = 0; Rj4Out = 0; end
default : begin Rj4Out = 0; Rj2Out = 0; Rj3Out = 0; Rj1Out = 0; end
93
95
96
                          endcase
97
                  end
98
          three: begin
                         finish = 0; PCinc = 0;
Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0;
99
                          Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
                  end
         endcase
104
     end
     endmodule
```

- MoveImm FSM

```
5 pmodule moveImm FSM(clk, reset, start, PCinc,
                       data_out, RilIn, RilIn, RilIn, RilIn, RilIn, pl, p2, finish);
 8
      // Port Declartaion
     input clk; input reset; input start; input[5:0] p1; input[5:0] p2;
     output reg PCinc; output[15:0] data_out;
     output reg RilIn; output reg RilIn; output reg RilIn; output reg RilIn;
 12
     output reg finish;
 14
      reg[3:0] current_state, next_state;
     reg dataTri;
 16
 17
 18
     // Set Parameters for State Signals
 19
     parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
 21
              four = 4'b0100, five = 4'b0101, six = 4'b0110,
              seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
 23
 24
     // Architecture
 25
 26
      always @(posedge clk or posedge reset)
                                                                  // Current State Transition
 27
    begin
 28
         if (reset)
 29
             current_state <= init;</pre>
 30
 31
              current state <= next state;</pre>
 32
     end
 33
 34
      always @(current_state or start)
                                                                  // Next State Logic
    begin
         case (current_state)
 38
        init: begin
 39
 40
                       if(start)
 41
                               next state <= one;
 42
                       else
 43
                               next state <= init;</pre>
 44
               end
 45
 46
                 begin next_state <= two; end</pre>
         one:
         two: begin next_state <= three; end three: begin next_state <= init; end
 47
         default:begin next_state <= init; end</pre>
 49
         endcase
    end
```

```
55 | always @(current_state)
                                                                  // Output Logic
56 | begin
57
58
        case (current_state)
59
60
        init: begin
61
                       PCinc = 0; dataTri = 0;
62
                      Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
                      finish = 0;
63
64
                end
65
        one:
               begin
66
                       PCinc = 1; dataTri = 1;
67
                      case (p1)
                               6'b0000001: begin RilIn = 1; RilIn = 0; RilIn = 0; RilIn = 0; end
68
69
                               6'b000010: begin Ri2In = 1; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
                               6'b000011: begin Ri3In = 1; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
                               default : begin Ri4In = 1; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
71
72
                      endcase
73
                end
74
        two:
                begin
75
                      PCinc = 0; dataTri = 0;
76
                      case (p1)
77
                               6'b000001: begin RilIn = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0; end
                               6'b000010: begin Ri2In = 0; Ri1In = 0; Ri3In = 0; Ri4In = 0; end
6'b000011: begin Ri3In = 0; Ri2In = 0; Ri1In = 0; Ri4In = 0; end
78
80
                               default : begin Ri4In = 0; Ri2In = 0; Ri3In = 0; Ri1In = 0; end
81
                      endcase
82
                       finish = 1;
83
                end
84
        three: begin
                       PCinc = 0; dataTri = 0;
85
                      Ri1In = 0; Ri2In = 0; Ri3In = 0; Ri4In = 0;
86
87
                       finish = 0;
               end
88
89
        endcase
90
91
    end
92
93
             assign data out = (dataTri) ? p2:16'hzzzz;
94
95
96
    endmodule
```

- Store FSM

```
5 pmodule Store FSM(clk, reset, start, MFC, PCinc, RilOut, Ri2Out, Ri3Out, Ri4Out,
6
            MARin, MDRwrite, memEn, memOp, MDRout, Rj1Out, Rj2Out, Rj3Out, Rj4Out, p1, p2, finish);
7
8
    // Port Declartaion
9
    input clk; input reset; input start; input MFC; input[5:0] p1; input[5:0] p2;
10
11
    output reg PCinc; output reg MARin; output reg MDRwrite;
12
13
    output reg Ri1Out; output reg Ri2Out; output reg Ri3Out; output reg Ri4Out;
14
    output reg memEn; output reg memOp; output reg MDRout;
15
    output reg Rj10ut; output reg Rj20ut; output reg Rj30ut; output reg Rj40ut; output reg finish;
16
17
    reg[2:0] current state, next state;
18
19
    // Set Parameters for State Signals
20
21
    parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
22
            four = 4'b0100, five = 4'b0101, six = 4'b0110,
23
            seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
24
25
26
    // Architecture
27
28
    always @(posedge clk or posedge reset)
                                                             // Current State Transition
29
   begin
30
       if (reset)
31
            current state <= init;</pre>
32
33
            current state <= next state;</pre>
34
    end
35
```

```
always @(current state or start or MFC)
                                                                          // Next State Logic
 38 | begin
 39
          case (current_state)
 40
 41
          init: begin
 42
                          if(start)
 43
                                   next_state <= one;</pre>
 44
                          else
 45
                                   next state <= init;</pre>
 46
                 end
 47
 48
                    begin next state <= two; end</pre>
          one:
                   begin next_state <= three; end
begin next_state <= four; end</pre>
 49
          two:
 50
          three:
 51
52
          four:
                     begin
                          if (MFC)
 53
54
                                   next_state <= five;</pre>
                          else
 55
                                   next_state <= four;</pre>
 56
 57
          five: begin next_state <= six; end</pre>
 58
                  begin next state <= init; end</pre>
 59
          default:begin next state <= init; end
 60
 61
          endcase
 62
       end
 63
      always @(current_state)
                                                                          // Output Logic
 64
 65
     begin
 66
          case (current_state)
 67
 68
          init: begin
                          PCinc = 0; MARin = 0; MDRwrite = 0;
 69
                          Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
 71
                          memEn = 0; memOp = 0; MDRout = 0;
 72
                          Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0; finish = 0;
 73
 74
                  begin
          one:
                          PCinc = 1; MARin = 1;
 76
                          case (p2)
                                    6'b000001: begin Rj10ut = 1; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0; end
 78
                                    6'b000010: begin Rj2Out = 1; Rj1Out = 0; Rj3Out = 0; Rj4Out = 0; end
                                   default : begin Rj3Out = 1; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0; end default : begin Rj4Out = 1; Rj2Out = 0; Rj3Out = 0; Rj1Out = 0; end
 79
 80
 81
                          endcase
 82
                          MDRwrite = 0;
                          RilOut = 0; RilOut = 0; RilOut = 0; RilOut = 0; memEn = 0; memOp = 0; MDRout = 0;
 83
 84
 85
                          finish = 0;
 86
87
                 begin
          two:
88
                         MDRwrite = 1:
89
                         case (p1)
                                   6'b000001: begin Ri10ut = 1; Ri20ut = 0; Ri30ut = 0; Ri40ut = 0; end
6'b000010: begin Ri20ut = 1; Ri10ut = 0; Ri30ut = 0; Ri40ut = 0; end
90
91
                                   6'b000011: begin Ri3Out = 1; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end default : begin Ri4Out = 1; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
92
93
94
95
                         PCinc = 0; MARin = 0;
                         memOp = 0; MDRout = 0; memEn = 0;
96
97
                         Rj10ut = 0; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0;
98
                         finish = 0;
99
                    end
          three:
                    begin
                         memEn = 0; MDRwrite = 0;
                         case (p2)
103
                                   6'b0000001: begin Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0; end
                                   6'b000010: begin Rj20ut = 0; Rj10ut = 0; Rj30ut = 0; Rj40ut = 0; end
6'b000011: begin Rj30ut = 0; Rj20ut = 0; Rj10ut = 0; Rj40ut = 0; end
105
106
                                   default : begin Rj4Out = 0; Rj2Out = 0; Rj3Out = 0; Rj1Out = 0; end
                         endcase
                         PCinc = 0; MARin = 0;
108
                         memOp = 0; MDRout = 0;
109
                         Rilout = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                         finish = 0;
                         end
113
               four: begin
114
                         PCinc = 0; MARin = 0; MDRwrite = 0;
                         Rilout = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                         memEn = 1; memOp = 0; MDRout = 0;
116
                         Rj10ut = 0; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0;
                         finish = 0;
118
119
                     end
          five: begin
                         memEn = 0; finish = 1;
                         case (p1)
123
                                   6'b0000001: begin RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
124
                                   6'b000010: begin Ri2Out = 0; Ri1Out = 0; Ri3Out = 0; Ri4Out = 0; end
                                   6'b000011: begin Ri3Out = 0; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end
                                   default : begin Ri4Out = 0; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
126
127
                         PCinc = 0; MARin = 0; MDRwrite = 0;
memEn = 0; memOp = 0; MDRout = 0;
128
129
                         Rj10ut = 0; Rj20ut = 0; Rj30ut = 0; Rj40ut = 0;
131
                  end
```

```
six: begin
133
                      PCinc = 0; MARin = 0; MDRwrite = 0;
134
                      Rilout = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
135
                      memEn = 0; memOp = 0; MDRout = 0;
136
                      Rj1Out = 0; Rj2Out = 0; Rj3Out = 0; Rj4Out = 0; finish = 0;
137
               end
138
139
        endcase
140
141
     end
142
143
    endmodule
```

- Load FSM

```
p<mark>module</mark> Load FSM(clk, reset, start, MFC, PCinc, RilOut, Ri2Out, Ri3Out, Ri4Out, MARin, MDRread, memEn, memOp, MDRout, Rj1In, Rj2
// Port Declartaion
input clk; input reset; input start; input MFC; input[5:0] p1; input[5:0] p2;
output reg PCinc; output reg MARin; output reg MDRread;
output reg RilOut; output reg Ri2Out; output reg Ri3Out; output reg Ri4Out;
output reg memEn; output reg memOp; output reg MDRout;
output reg Rj1In; output reg Rj2In; output reg Rj3In; output reg Rj4In; output reg finish;
reg[2:0] current_state, next_state;
// Set Parameters for State Signals
parameter init = 4'b0000, one = 4'b0001, two = 4'b0010, three = 4'b0011,
          four = 4'b0100, five = 4'b0101, six = 4'b0110,
          seven = 4'b0111, eight = 4'b1000, nine = 4'b1001, ten = 4'b1010;
                                            36 always @(current state or start or MFC)
                                                                                                         // Next State Logic
// Architecture
always @(posedge clk or posedge reset)
                                             39
                                                    case(current state)
begin
    if(reset)
                                             41
                                                    init: begin
         current_state <= init;</pre>
                                             42
                                                                 if(start)
                                             43
                                                                         next state <= one;</pre>
    else
                                             44
                                                                 else
         current state <= next state;
                                             45
                                                                         next state <= init;
end
                                             46
                                                          end
                                             47
                                             48
                                                    one:
                                                            begin next state <= two; end
                                             49
                                                    t.wo:
                                                            begin
                                                                 if (MFC)
                                             51
                                                                         next_state <= three;</pre>
                                             52
                                                                 else
                                             53
                                                                         next_state <= two;</pre>
                                             54
                                             55
                                                    three:
                                                            begin next_state <= four; end</pre>
                                             56
                                                    four:
                                                            begin next state <= five; end</pre>
                                             57
                                                    five:
                                                            begin next_state <= six; end</pre>
                                             58
                                                            begin next_state <= init; end</pre>
                                             59
                                                    default:begin next state <= init; end
                                             60
                                             61
                                                    endcase
                                             62
                                                 end
                                             63
                                             64
                                             65
                                                 always @(current state)
                                                                                                         // Output Logic
                                             66
                                                 begin
                                             67
                                             68
                                                    case (current_state)
                                             69
70
                                                    init: begin
                                             71
                                                                 PCinc = 0; MARin = 0; Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                                                                 MDRread = 0; memEn = 0; memOp = 0; MDRout = 0;
                                                                 Rj1In = 0; Rj2In = 0; Rj3In = 0; Rj4In = 0; finish = 0;
                                             73
                                             74
                                                           end
                                             75
                                                    one:
                                                           begin
                                             76
                                                                 PCinc = 1; MARin = 1;
                                                                 case (p1)
                                             78
                                                                         6'b000001: begin Ri1Out = 1; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
                                             79
                                                                         6'b000010: begin Ri2Out = 1; Ri1Out = 0; Ri3Out = 0; Ri4Out = 0; end
                                                                         6'b000011: begin Ri3Out = 1; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end
                                             80
                                                                         default : begin Ri4Out = 1; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
                                             81
                                             82
                                             83
                                                                 MDRread = 0; memEn = 0; memOp = 0; MDRout = 0;
                                             84
                                                                 Rj1In = 0; Rj2In = 0; Rj3In = 0; Rj4In = 0; finish = 0;
                                             85
                                                           end
```

```
86
         two:
                begin
 87
                      memEn = 1; memOp = 1;
 88
                      case (p1)
                               6'b0000001: begin RilOut = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0; end
 89
 90
                               6'b000010: begin Ri2Out = 0; Ri1Out = 0; Ri3Out = 0; Ri4Out = 0; end
                               6'b000011: begin Ri3Out = 0; Ri2Out = 0; Ri1Out = 0; Ri4Out = 0; end
 91
                               default : begin Ri4Out = 0; Ri2Out = 0; Ri3Out = 0; Ri1Out = 0; end
 92
 93
                      endcase
 94
                       PCinc = 0; MARin = 0;
 95
                      MDRread = 0; MDRout = 0;
 96
                      Rj1In = 0; Rj2In = 0; Rj3In = 0; Rj4In = 0; finish = 0;
 97
 98
         three: begin
99
                      MDRread = 1;
                       PCinc = 0; MARin = 0; Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
100
                      memEn = 1; memOp = 1; MDRout = 0;
                      Rj1In = 0; Rj2In = 0; Rj3In = 0; Rj4In = 0; finish = 0;
103
                end
104
         four: begin
105
                      MDRout = 1;
106
                       case (p2)
                               6'b000001: begin Rj1In = 1; Rj2In = 0; Rj3In = 0; Rj4In = 0; end
107
                               6'b000010: begin Rj2In = 1; Rj1In = 0; Rj3In = 0; Rj4In = 0; end
6'b000011: begin Rj3In = 1; Rj2In = 0; Rj1In = 0; Rj4In = 0; end
108
109
                               default : begin Rj4In = 1; Rj2In = 0; Rj3In = 0; Rj1In = 0; end
111
                      endcase
112
                       PCinc = 0; MARin = 0; Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
113
                      MDRread = 0; memEn = 0; memOp = 0;
114
                       finish = 0;
115
                end
116
         five: begin
117
                       finish = 1;
118
                       case (p2)
119
                               6'b0000001: begin Rj1In = 0; Rj2In = 0; Rj3In = 0; Rj4In = 0; end
                               6'b000010: begin Rj2In = 0; Rj1In = 0; Rj3In = 0; Rj4In = 0; end
121
                               6'b000011: begin Rj3In = 0; Rj2In = 0; Rj1In = 0; Rj4In = 0; end
122
                               default : begin Rj4In = 0; Rj2In = 0; Rj3In = 0; Rj1In = 0; end
123
124
                       PCinc = 0; MARin = 0; Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
125
                      MDRread = 0; memEn = 0; memOp = 0; MDRout = 0;
126
                end
127
         six:
                begin
128
                       PCinc = 0; MARin = 0; Ri1Out = 0; Ri2Out = 0; Ri3Out = 0; Ri4Out = 0;
                      MDRread = 0; memEn = 0; memOp = 0; MDRout = 0;
129
                       Rj1In = 0; Rj2In = 0; Rj3In = 0; Rj4In = 0; finish = 0;
130
131
                end
132
133
         endcase
     end
134
135
     endmodule
```

Modules (Post-Synthesis Netlist)

- Program Counter

```
module programCounter_DW01_inc_0 ( A, SUM );
  input [15:0] A;
  output [15:0] SUM;
                                                                                                            programCounter_DW01_inc_0 add_21 ( .A(counter), .SUM({N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18}) );
DFFARX1 \counter_reg[15] ( .D(n66), .CLK(clk), .RSTB(n117), .Q(counter[15])
          [15:2] carry:
  HADDX1 U1_1_14 ( .A0(A[14]), .B0(carry[14]), .C1(carry[15]), .S0(SUM[14]) ); HADDX1 U1_1_13 ( .A0(A[13]), .B0(carry[13]), .C1(carry[14]), .S0(SUM[13]) ); HADDX1 U1_1_12 ( .A0(A[12]), .B0(carry[12]), .C1(carry[13]), .S0(SUM[12]) );
                                                                                                            DFFARX1 \counter_reg[6] ( .D(n75), .CLK(clk), .RSTB(n117), .Q(counter[6])
                                                                                                            DFFARX1 \counter_reg[5] ( .D(n76), .CLK(clk), .RSTB(n117), .Q(counter[5])
  HADDX1 U1_1_11
                      ( .A0(A[11]), .B0(carry[11]), .C1(carry[12]), .S0(SUM[11])
  HADDX1 U1_1=10 ( .A0(A[10]), .B0(carry[10]), .C1(carry[11]), .S0(SUM[10])
HADDX1 U1_1=9 ( .A0(A[9]), .B0(carry[9]), .C1(carry[10]), .S0(SUM[9]));
HADDX1 U1_1=8 ( .A0(A[8]), .B0(carry[8]), .C1(carry[9]), .S0(SUM[8]));
HADDX1 U1_1=7 ( .A0(A[7]), .B0(carry[7]), .C1(carry[8]), .S0(SUM[7]));
                                                                                   .SO(SUM[10]) ):
                                                                                                             DFFARX1 \counter_reg[4]
                                                                                                                                             ( .D(n77), .CLK(clk), .RSTB(n117), .Q(counter[4])
                                                                                                             DFFARX1 \counter_reg[3]
                                                                                                                                             ( .D(n78), .CLK(clk), .RSTB(n117), .Q(counter[3])
  HADDX1 U1_1_6 (
HADDX1 U1_1_5 (
                       .A0(A[6]), .B0(carry[6]), .C1(carry[7]), .S0(SUM[6])); .A0(A[5]), .B0(carry[5]), .C1(carry[6]), .S0(SUM[5]));
                                                                                                             DFFARX1 \counter_reg[2]
                                                                                                                                             ( .D(n79), .CLK(clk), .RSTB(n117), .Q(counter[2])
  HADDX1 U1_1_4 (
                       .A0(A[4]), .B0(carry[4]), .C1(carry[5]), .S0(SUM[4]) );
                                                                                                             DFFARX1 \counter_reg[1] ( .D(n80), .CLK(clk), .RSTB(n117), .Q(counter[1])
                       .A0(A[3]), .B0(carry[3]), .C1(carry[4]), .S0(SUM[3]) );
.A0(A[2]), .B0(carry[2]), .C1(carry[3]), .S0(SUM[2]) );
.A0(A[1]), .B0(A[0]), .C1(carry[2]), .S0(SUM[1]) );
  HADDX1 U1_1_3 (
HADDX1 U1_1_2 (
                                                                                                             DFFARX1 \counter_reg[7] ( .D(n74), .CLK(clk), .RSTB(n117), .Q(counter[7])
  HADDX1 U1_1_1 ( .A0(A[1]), .B0(A[0]), .C1(carry[2]), .S0 INVX0 U1 ( .IN(A[0]), .QN(SUM[0]) ); XOR2X1 U2 ( .IN1(carry[15]), .IN2(A[15]), .Q(SUM[15]) );
                                                                                                             DFFARX1 \counter reg[8] ( .D(n73), .CLK(clk), .RSTB(n117), .Q(counter[8])
endmodule
                                                                                                            DFFARX1 \counter req[9] ( .D(n72), .CLK(clk), .RSTB(n117), .Q(counter[9])
                                                                                                            DFFARX1 \counter_reg[10] ( .D(n71), .CLK(clk), .RSTB(n117), .Q(counter[10])
module programCounter ( clk, reset, incriment, oTriEn, PC_out );
  output [15:0] PC_out;
                                                                                                             DFFARX1 \counter_reg[11] ( .D(n70), .CLK(clk), .RSTB(n117), .Q(counter[11])
  input clk, reset, incriment, oTriEn;
wire N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31,
N32, N33, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77,
n78, n79, n80, n81, n117, n118;
                                                                                                             DFFARX1 \counter_reg[12] ( .D(n69), .CLK(clk), .RSTB(n117), .Q(counter[12])
                                                                                                             DFFARX1 \counter_reg[13] ( .D(n68), .CLK(clk), .RSTB(n117), .Q(counter[13])
          [15:0] counter;
\PC_out[15];
  wire
  tri
                                                                                                             DFFARX1 \counter_reg[14] ( .D(n67), .CLK(clk), .RSTB(n117), .Q(counter[14])
  tri
          \PC_out [14]
\PC_out [13]
  tri
                                                                                                             DFFARX1 \counter_reg[0] ( .D(n81), .CLK(clk), .RSTB(n117), .Q(counter[0])
          \PC_out [12]
          \PC out[11]
                                                                                                             A022X1 U55 ( .IN1(n118), .IN2(counter[0]), .IN3(<u>incriment</u>), .IN4(N18), .Q(
  tri
           \PC_out [10]
                                                                                                                     n81))
          \PC_out[9] \PC_out[8]
  tri
                                                                                                                              .IN1(n118), .IN2(counter[15]), .IN3(N33), .IN4(incriment), .Q(
  tri
                                                                                                                    n66)
          \PC_out[7]
\PC_out[6]
  tri
                                                                                                             A022X1 U57
                                                                                                                              .IN1(n118), .IN2(counter[14]), .IN3(N32), .IN4(incriment), .Q(
                                                                                                            n67)
A022X1 U58
          \PC_out[5]
\PC_out[4]
  tri
                                                                                                                              .IN1(n118). .IN2(counter[13]). .IN3(N31). .IN4(incriment). .0(
  tri
           \PC_out [3]
                                                                                                             A022X1 U59
                                                                                                                              .IN1(n118), .IN2(counter[12]), .IN3(N30), .IN4(incriment), .Q(
          \PC_out[2]
\PC_out[1]
  tri
                                                                                                             A022X1 U60
                                                                                                                              .IN1(n118), .IN2(counter[11]), .IN3(N29), .IN4(<u>incriment</u>), .Q(
          \PC_out[0]
  tri
                                                                                                             A022X1 U61
                                                                                                                              .IN1(n118), .IN2(counter[10]), .IN3(N28), .IN4(incriment), .Q(
                                       .IN(counter[0]), .ENB(oTriEn), .Q(PC_out[0]));
               \PC out tri[1]
\PC out tri[2]
                                       .IN(counter[1]), .ENB(oTriEn), .Q(PC_out[1])
.IN(counter[2]), .ENB(oTriEn), .Q(PC_out[2])
   TNBUFFHX1
                                                                                                             A022X1 U62
                                                                                                                              .IN1(n118), .IN2(counter[9]), .IN3(N27), .IN4(<u>incriment</u>), .Q(
               \PC out tri[3]
\PC out tri[4]
                                                                                                             A022X1 U63
   TNBUFFHX1
                                       .IN(counter[3]),
                                                              .ENB(oTriEn), .Q(PC_out[3]) );
                                                                                                                              .IN1(n118), .IN2(counter[8]), .IN3(N26), .IN4(<u>incriment</u>), .Q(
                                       .IN(counter[4]), .ENB(oTriEn), .Q(PC_out[4])
                                                                                                                    n73)
   TNBUFFHX1
               \PC out tri[5]
\PC out tri[6]
                                       .IN(counter[5]), .ENB(OTTIEN), .Q(PC_out[5])
.IN(counter[6]), .ENB(OTTIEN), .Q(PC_out[6])
                                                                                                             A022X1 U64
                                                                                                                              .IN1(n118), .IN2(counter[7]), .IN3(N25), .IN4(incriment), .Q(
   TNBUFFHX1
               \PC out tri[7]
\PC out tri[8]
                                        .IN(counter[7]), .ENB(oTriEn), .Q(PC_out[7])
                                                                                                             A022X1 U65
                                                                                                                              .IN1(n118), .IN2(counter[1]), .IN3(N19), .IN4(<u>incriment</u>), .Q(
   TNBUFFHX1
                                       .IN(counter[8]), .ENB(oTriEn), .Q(PC_out[8])
                                                                                                                     n80)
                                                             .ENB(oTriEn)
                                                                                                             A022X1 U66
                \PC_out_tri[9]
                                                                                                                              .IN1(n118), .IN2(counter[2]), .IN3(N20), .IN4(incriment), .Q(
                                      ( .IN(counter[10]), .ENB(oTriEn), .Q(PC_out[10])
               \PC_out_tri[10]
                                                                                                                     n79)
                                                                                                             A022X1 U67
                                                                                                                              .IN1(n118), .IN2(counter[3]), .IN3(N21), .IN4(incriment), .Q(
                                                                                                                    n78)
               \PC_out_tri[11] ( .IN(counter[11]), .ENB(oTriEn), .Q(PC_out[11])
                                                                                                             A022X1 U68
                                                                                                                              .IN1(n118), .IN2(counter[4]), .IN3(N22), .IN4(<u>incriment</u>), .Q(
               \PC out tri[12]
                                      ( .IN(counter[12]), .ENB(oTriEn), .Q(PC_out[12])
                                                                                                             n77)
A022X1 U69
                                                                                                                              .IN1(n118), .IN2(counter[5]), .IN3(N23), .IN4(incriment), .Q(
  TNBUFFHX1 \PC out tri[13] ( .IN(counter[13]), .ENB(oTriEn), .Q(PC_out[13])
                                                                                                             A022X1 U70
                                                                                                                              .IN1(n118), .IN2(counter[6]), .IN3(N24), .IN4(incriment), .Q(
                                                                                                             n75) );
INVX2 U71 ( .IN(<u>incriment</u>), .QN(n118) );
INVX2 U72 ( .IN(reset), .QN(n117) );
  TNBUFFHX1 \PC out tri[14] ( .IN(counter[14]), .ENB(oTriEn), .Q(PC_out[14])
  TNBUFFHX1 \PC out tri[15] ( .IN(counter[15]), .ENB(oTriEn), .Q(PC_out[15])
                                                                                                          endmodule
```

- MAR / IR

```
module MAR ( clk, reset, data_in, enI, data_out );
  input [15:0] data_in;
  output [15:0] data_out;
  input clk, reset, enI;
           n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47,
  wire
           n48, n49, n66, n67;
  DFFARX1 \data_reg[15]
                               ( .D(n49), .CLK(clk), .RSTB(n66), .Q(data_out[15]) );
  DFFARX1 \data_reg[14]
                                 .D(n48), .CLK(clk), .RSTB(n66), .Q(data_out[14]) );
                                                                                                                              - GPR
  DFFARX1
            \data_reg[13]
                                  .D(n47), .CLK(clk), .RSTB(n66), .Q(data_out[13]) );
  DFFARX1
            \data_reg[12]
                                  .D(n46), .CLK(clk), .RSTB(n66), .Q(data_out[12]) );
            \data_reg[11]
  DFFARX1
                                  .D(n45), .CLK(clk), .RSTB(n66),
                                                                          .Q(data_out[11])
  DFFARX1
            \data_reg[10]
                               ( .D(n44), .CLK(clk), .RSTB(n66), .Q(data_out[10]) );
  DFFARX1
            \data_reg[9]
                              ( .D(n43), .CLK(clk), .RSTB(n66), .Q(data_out[9]) );
                                                                                                     module GPR ( clk, reset, bus_in, inEn, outEn, bus_out );
  input [15:0] bus_in;
  DFFARX1
                                .D(n42), .CLK(clk), .RSTB(n66), .Q(data_out[8]) );
            \data_reg[8]
  DFFARX1
                                .D(n41),
                                            .CLK(clk),
                                                          .RSTB(n66),
                                                                         .Q(data_out[7])
                                                                                                       output [15:0] bus_out;
             \data_reg[7]
                                                          RSTB(n66),
                                .D(n40),
  DFFARX1
            \data_reg[6]
                                            .CLK(clk),
                                                                         .Q(data_out[6]) );
                                .D(n39),
                                            .CLK(clk),
  DFFARX1
            \data_reg[5]
                                                          .RSTB(n66),
                                                                         .Q(data_out[5])
  DFFARX1
            \data_reg[4]
                                .D(n38), .CLK(clk), .RSTB(n66), .Q(data_out[4]) );
  DFFARX1
            \data_reg[3]
                                .D(n37),
                                            .CLK(clk),
                                                          .RSTB(n66), .Q(data_out[3]) );
                                                                                                             \bus_out[14]
\bus_out[13]
  DFFARX1
            \data_reg[2]
                                .D(n36), .CLK(clk),
                                                          .RSTB(n66), .Q(data_out[2]) );
  DFFARX1 \data_reg[1]
                                .D(n35), .CLK(clk),
                                                          .RSTB(n66), .Q(data_out[1]) );
                                                                                                       tri
                                                                                                             \bus_out[12]
                                                                                                       tri
tri
  DFFARX1 \data_reg[0]
                              ( .D(n34), .CLK(clk), .RSTB(n66), .Q(data_out[0]) );
                                                                                                             \bus_out [11]
                                                                                                             \bus_out [10]
  A022X1 U38
                   .IN1(n67), .IN2(data_out[0]), .IN3(data_in[0]), .IN4(enI), .Q(
                                                                                                       tri
                                                                                                             \bus_out[9]
          n34)
  A022X1 U39
                   .IN1(n67), .IN2(data_out[1]), .IN3(data_in[1]), .IN4(enI), .Q(
                                                                                                       tri
                                                                                                             \bus out[7]
                                                                                                             \bus_out[6]
\bus_out[5]
                                                                                                       tri
         n35)
  A022X1 U40
                   .IN1(n67), .IN2(data_out[2]), .IN3(data_in[2]), .IN4(enI), .Q(
                                                                                                       tri
                                                                                                             \bus_out[4]
                                                                                                             \bus_out[3]
\bus_out[2]
         n36)
                                                                                                       tri
  A022X1 U41
                   .IN1(n67), .IN2(data_out[3]), .IN3(data_in[3]), .IN4(enI), .Q(
                                                                                                       tri
                                                                                                             \bus_out [1]
          n37)
                                                                                                       tri
                                                                                                             \bus_out[0]
  A022X1 U42
                   .IN1(n67), .IN2(data_out[4]), .IN3(data_in[4]), .IN4(enI), .Q(
                                                                                                       TNBUFFHX1 \bus out tri[0]
TNBUFFHX1 \bus out tri[1]
TNBUFFHX1 \bus out tri[2]
TNBUFFHX1 \bus out tri[3]
          n38)
                                                                                                                                   .IN(n96),
  A022X1 U43
                   .IN1(n67), .IN2(data_out[5]), .IN3(data_in[5]), .IN4(enI), .Q(
          n39)
                                                                                                                                   .IN(n94).
  A022X1 U44
                   .IN1(n67), .IN2(data_out[6]), .IN3(data_in[6]), .IN4(enI), .Q(
                                                                                                       TNBUFFHX1
                                                                                                                \bus out tri[4]
\bus out tri[5]
                                                                                                                                    . TN (n93).
          n40)
                                                                                                                \bus out tri[6]
\bus out tri[7]
\bus out tri[8]
                                                                                                                                   .IN(n91),
  A022X1 U45
                   .IN1(n67), .IN2(data_out[7]), .IN3(data_in[7]), .IN4(enI), .Q(
                                                                                                       TNBUFFHX1
                                                                                                                                   .IN(n90)
          n41)
  A022X1 U46
                  .IN1(n67), .IN2(data_out[8]), .IN3(data_in[8]), .IN4(enI), .Q(
                                                                                                                \bus out tri[9]
                                                                                                                                   .IN(n88).
                                                                                                                \bus out tri[10]
\bus out tri[11]
          n42));
  A022X1 U47
                  .IN1(n67), .IN2(data_out[9]), .IN3(data_in[9]), .IN4(enI), .Q(
                                                                                                       TNBUFFHX1
                                                                                                                \bus out tri[12]
                                                                                                                                    .IN(n85),
                                                                                                       TMBUFFHX1 \bus out tri[13]
TMBUFFHX1 \bus out tri[14]
TMBUFFHX1 \bus out tri[15]
          n43));
  A022X1 U48 ( .IN1(n67), .IN2(data_out[10]), .IN3(data_in[10]), .IN4(enI),
                                                                                                                                    .IN(n82).
                                                                                                      TNBUFFHX1 \bus out tr.
DFFARX1 \data_reg[13]
DFFARX1 \data_reg[14]
DFFARX1 \data_reg[13]
DFFARX1 \data_reg[13]
DFFARX1 \data_reg[11]
DFFARX1 \data_reg[11]
DFFARX1 \data_reg[1]
DFFARX1 \data_reg[8]
          .Q(n44));
  AO22X1 U49 ( .IN1(n67), .IN2(data_out[11]), .IN3(data_in[11]), .IN4(enI),
          .Q(n45));
  A022X1 U50 ( .IN1(n67), .IN2(data_out[12]), .IN3(data_in[12]), .IN4(enI),
          .Q(n46));
  A022X1 U51 ( IN1(n67), IN2(data_out[13]), IN3(data_in[13]), IN4(enI),
                                                                                                       DFFARX1 \data reg[8]
          .Q(n47));
                                                                                                      DFFARX1 \data_reg[7]
DFFARX1 \data_reg[6]
DFFARX1 \data_reg[5]
  A022X1 U52 ( .IN1(n67), .IN2(data_out[14]), .IN3(data_in[14]), .IN4(enI),
          .Q(n48));
                                                                                                      DFFARX1 \data_reg[4]
DFFARX1 \data_reg[3]
  A022X1 U53 ( .IN1(n67), .IN2(data_out[15]), .IN3(enI), .IN4(data_in[15]),
           Q(n49));
                                                                                                       DFFARX1 \data req[2]
  INVX2 U54 ( .IN(enI), .QN(n67) );
INVX2 U55 ( .IN(reset), .QN(n66) );
                                                                                                      DFFARX1 \data_reg[1]
DFFARX1 \data_reg[0]
                                                                                                       A022X1 U54 ( .IN1(n97),
A022X1 U55 ( .IN1(n96),
endmodule
                                                                                                       A022X1 U57
                                                                                                                    .IN1(n94).
                                                                                                                              .IN2(n115).
                                                                                                       A022X1 U58
A022X1 U59
                                                                                                                    .IN1(n93),
.IN1(n92),
                                                                                                                              .IN2(n115),
.IN2(n115),
                                                                                                       A022X1 U60
                                                                                                                    .IN1(n91).
                                                                                                                              .IN2(n115).
                                                                                                                    .IN1(n90),
                                                                                                                              .IN2(n115),
```

```
output [15:0] bus_out;
input clk, reset, inEn, outEn;
wire n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79,
n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93,
n94, n95, n96, n97, n114, n115;
tri \bus_out[15];
                                                           .IN(n97). .ENB(outEn). .O(bus out[0]) ):
                                                                               .ENB(outEn),
                                                                                                        .Q(bus_out[1])
.Q(bus_out[2])
                                                                               .ENB(outEn).
                                                                                                        .0(bus out[3])
                                                                               .ENB(outEn),
                                                                                                         .Q(bus_out[4])
                                                                               .ENB(outEn),
                                                                                                         .Q(bus_out[5])
                                                                               .ENB(outEn),
                                                                                                        .Q(bus out[6])
                                                                                .ENB(outEn),
                                                                                                         .Q(bus_out[7])
                                                                               .ENB(outEn),
                                                                                                        .Q(bus_out[8]
                                                                               .ENB(outEn).
                                                                                                        .0(bus_out[9])
                                                             .IN(n87), .ENB(outEn), .Q(bus_out[10])
.IN(n86), .ENB(outEn), .Q(bus_out[11])
                                                                                 .ENB(outEn),
                                                                                                          .Q(bus_out[12])
                                                          ( .IN(n84), .ENB(outEn), .Q(bus_out[13])
( .IN(n83), .ENB(outEn), .Q(bus_out[14])
                                                                                                          .Q(bus_out[13])
                                                                                 .ENB(outEn).
                                                                                                           .0(bus_out[15])
                                                   D(n81), CLK(clk), RSTB(n114), Q(n82), D(n81), CLK(clk), RSTB(n114), Q(n82), D(n80), CLK(clk), RSTB(n114), Q(n83), D(n79), CLK(clk), RSTB(n114), Q(n84), D(n78), CLK(clk), RSTB(n114), Q(n85), D(n77), CLK(clk), RSTB(n114), Q(n85), D(n77), CLK(clk), RSTB(n114), Q(n86)
                                                  .D(n76), .CLK(clk), .RSTB(n114), .Q(n87
.D(n75), .CLK(clk), .RSTB(n114), .Q(n88)
.D(n74), .CLK(clk), .RSTB(n114), .Q(n89)
                                                                                                                    .Q(n87));
                                                  D(n73), .CLK(clk), .RSTB(n114),
.D(n72), .CLK(clk), .RSTB(n114),
.D(n71), .CLK(clk), .RSTB(n114),
                                                                                                                   .0(n90)
                                                                                                                   .0(n92)
                                                  .D(n70), .CLK(clk), .RSTB(n114),
.D(n69), .CLK(clk), .RSTB(n114),
.D(n68), .CLK(clk), .RSTB(n114),
                                                                                        .RSTB(n114),
                                                                                                                   -0(n93)
                                                                                                                  .Q(n95)
                                                 .D(n67), .CLK(ctk), .K51B(n114), .Q(n95) );
.D(n67), .CLK(ctk), .RSTB(n114), .Q(n96) );
.D(n66), .CLK(ctk), .RSTB(n114), .Q(n97) );
.IN2(n115), .IN3(bus_in[0]), .IN4(inEn), .Q(n66)
.IN2(n115), .IN3(bus_in[1]), .IN4(inEn), .Q(n67)
.IN2(n115), .IN3(bus_in[2]), .IN4(inEn), .Q(n68)
                                                                         .IN3(bus_in[3]), .IN4(inEn),
                                                                                                                                 .0(n69)
                                                                         .IN3(bus_in[4]),
.IN3(bus_in[5]),
                                                                                                          .IN4(inEn),
                                                                                                          .IN4(inEn), .Q(n71)
                                                                         .IN3(bus_in[6]),
.IN3(bus_in[7]),
.IN3(bus_in[8]),
                                                                                                          .IN4(inEn).
                                                                                                                                 .0(n72)
   A022X1 U61
A022X1 U62
                                                                                                          .IN4(inEn),
.IN4(inEn),
                                                                                                                                 .Q(n73)
                             .IN1(n89),
                                                 .IN2(n115),
                                                                         IN3(bus_in[9]), .IN4(inEn), .Q(n75)
.IN3(bus_in[10]), .IN4(inEn), .Q(n76)
.IN3(bus_in[11]), .IN4(inEn), .Q(n77)
    A022X1 U63
                             .IN1(n88).
                                                  .IN2(n115).
   A022X1 U64
A022X1 U65
                             .IN1(n87),
.IN1(n86),
                                                 .IN2(n115),
.IN2(n115),
                                                                         .IN3(bus_in[12]), .IN4(inEn), .Q(n78
.IN3(bus_in[13]), .IN4(inEn), .Q(n79
    A022X1 U66
                             .IN1(n85).
                                                  .IN2(n115).
                                                                                                                                   .0(n78)
    A022X1 U67
                              .IN1(n84), .IN2(n115),
                                                                                                           .IN4(inEn), .Q(n80)
    A022X1 U68
                             .IN1(n83), .IN2(n115),
                                                                         .IN3(bus_in[14]),
    A022X1 U69
                             .IN1(n82),
                                                  .IN2(n115), .IN3(inEn), .IN4(bus_in[15]), .Q(n81));
    INVX2 U70 ( .IN(inEn), .QN(n115) );
INVX2 U71 ( .IN(reset), .QN(n114) );
endmodule
```

- MDR

```
module MDR ( clk, reset, data_bus_in, data_bus_out, data_mem_in, data_mem_out,
 read_en, write_en, out_en );
input [15:0] data_bus_in;
  output [15:0] data_bus_out;
                                                                                   DFFARX1 \write_data_reg[8]
                                                                                                                      ( .D(n108), .CLK(clk), .RSTB(n205), .Q(
  input [15:0] data mem in:
                                                                                          data_mem_out[8]) );
 output [15:0] data mem out;
 input clk, reset, read_en, write_en, out_en;
wire n100, n101, n102, n103, n104, n105, n106, n107, n108, n109, n110,
                                                                                   DFFARX1 \write_data_reg[7]
                                                                                                                      ( .D(n107), .CLK(clk), .RSTB(n205), .Q(
                                                                                          data_mem_out[7]) );
         n111, n112, n113, n114, n115, n116, n117, n118, n119, n120, n121, n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n166, n168, n170, n203, n204, n205, n206, n207, n208;
                                                                                   DFFARX1 \write_data_reg[6]
                                                                                                                      ( .D(n106), .CLK(clk), .RSTB(n205), .Q(
                                                                                          data_mem_out[6]) );
                                                                                   DFFARX1 \write_data_reg[5]
                                                                                                                      ( .D(n105), .CLK(clk), .RSTB(n205), .Q(
 wire
         [15:0] read data;
        \data_bus_out[15]
                                                                                          data mem out[5]) );
 tri
        \data_bus_out[14]
                                                                                   DFFARX1 \write_data_reg[4]
                                                                                                                      ( .D(n104), .CLK(clk), .RSTB(n205), .Q(
        \data_bus_out[13]
                                                                                          data_mem_out[4]) );
        \data_bus_out[12]
                                                                                                                      ( .D(n103), .CLK(clk), .RSTB(n205), .Q(
                                                                                   DFFARX1 \write_data_reg[3]
        \data_bus_out[11]
                                                                                          data mem_out[3]) );
        \data_bus_out[10]
 tri
 tri
tri
tri
        \data_bus_out[9]
                                                                                   DFFARX1 \write_data_reg[2]
                                                                                                                      ( .D(n102), .CLK(clk), .RSTB(n205), .Q(
        \data_bus_out[8]
                                                                                          data_mem_out[2]));
        \data_bus_out[7]
                                                                                   DFFARX1 \write_data_reg[1]
                                                                                                                      ( .D(n101), .CLK(clk), .RSTB(n205), .Q(
        \data bus out[6]
                                                                                          data mem_out[1]) );
        \data_bus_out[5]
 tri
                                                                                   DFFARX1 \write_data_reg[0]
                                                                                                                      ( .D(n100), .CLK(clk), .RSTB(n205), .Q(
        \data_bus_out[4]
        \data_bus_out[3]
 tri
                                                                                          data_mem_out[0]) )
        \data_bus_out[2]
                                                                                   DFFARX1 \read_data_reg[15]
                                                                                                                      ( .D(n131), .CLK(clk), .RSTB(n208), .Q(
 tri
tri
        \data bus out[1]
                                                                                          read_data[15]));
        \data_bus_out[0]
                                                                                   DFFARX1 \read_data_reg[14]
                                                                                                                      ( .D(n130), .CLK(clk), .RSTB(n208), .Q(
 read_data[14]) );
                                                                                                                      ( .D(n129), .CLK(clk), .RSTB(n208), .Q(
                                                                                   DFFARX1 \read_data_reg[13]
 TNBUFFHX1 \data_bus_out_tri[1]
     data_bus_out[1]) );
                                   ( .IN(read_data[1]), .ENB(out_en), .Q(
                                                                                          read_data[13]) );
                                                                                   DFFARX1 \read_data_reg[12]
                                                                                                                      ( .D(n128), .CLK(clk), .RSTB(n208), .Q(
 TNBUFFHX1 \data_bus_out_tri[2]
  data_bus_out[2]) );
                                   ( .IN(read data[2]), .ENB(out en), .O(
                                                                                          read_data[12]) );
 TNBUFFHX1 \data_bus_out_tri[3]
  data_bus_out[3]) );
                                     .IN(read_data[3]), .ENB(out_en), .Q(
                                                                                   DFFARX1 \read_data_reg[11]
                                                                                                                      ( .D(n127), .CLK(clk), .RSTB(n208), .Q(
                                                                                          read_data[11]) );
 TNBUFFHX1 \data bus out tri[4]
  data bus out[4]) );
                                    .IN(read_data[4]), .ENB(out_en), .Q(
                                                                                   DFFARX1 \read_data_reg[10]
                                                                                                                      ( .D(n126), .CLK(clk), .RSTB(n207), .Q(
 TNBUFFHX1 \data bus out tri[5]
data_bus_out[5]) );
TNBUFFHX1 \data_bus_out tri[6]
data_bus_out[6]) );
                                     .IN(read_data[5]), .ENB(out_en), .Q(
                                                                                          read_data[10]) )
                                                                                   DFFARX1 \read_data_reg[9]
                                                                                                                     ( .D(n125), .CLK(clk), .RSTB(n207), .Q(
                                     .IN(read_data[6]), .ENB(out_en), .Q(
                                                                                          read_data[9]));
                                                                                   DFFARX1 \read_data_reg[8]
                                                                                                                     ( .D(n124), .CLK(clk), .RSTB(n207), .Q(
 ( .IN(read_data[7]), .ENB(out_en), .Q(
                                                                                          read_data[8]) );
 TNBUFFHX1 \data_bus_out_tri[8]
  data_bus_out[8]) );
                                                                                   DFFARX1 \read_data_reg[7]
                                                                                                                     ( .D(n123), .CLK(clk), .RSTB(n207), .Q(
                                    .IN(read_data[8]), .ENB(out_en), .Q(
                                                                                          read_data[7]) );
 TNBUFFHX1 \data_bus_out_tri[9]
  data_bus_out[9]) );
                                    .IN(read_data[9]), .ENB(out_en), .Q(
                                                                                   DFFARX1 \read_data_reg[6]
                                                                                                                     ( .D(n122), .CLK(clk), .RSTB(n207), .Q(
                                                                                          read_data[6]) );
 TNBUFFHX1 \data_bus_out_tri[10]
    data_bus_out[10]) );
                                    ( .IN(read_data[10]), .ENB(out_en), .Q(
                                                                                   DFFARX1 \read data reg[5]
                                                                                                                     ( .D(n121), .CLK(clk), .RSTB(n207), .Q(
 TNBUFFHX1 \data bus out tri[11]
data_bus_out[11]);
TNBUFFHX1 \data_bus_out tri[12]
data_bus_out[12]));
TNBUFFHX1 \data_bus_out[12]));
                                    ( .IN(read_data[11]), .ENB(out_en), .Q(
                                                                                          read_data[5]) );
                                                                                   DFFARX1 \read_data_reg[4]
                                                                                                                     ( .D(n120), .CLK(clk), .RSTB(n207), .Q(
                                    ( .IN(read_data[12]), .ENB(out_en), .Q(
                                                                                          read_data[4]) );
                                                                                   DFFARX1 \read_data_reg[3]
                                                                                                                     ( .D(n119), .CLK(clk), .RSTB(n207), .Q(
 TNBUFFHX1 \data_bus_out_tri[13]
    data_bus_out[13]) );
                                    ( .IN(read data[13]). .ENB(out en). .O(
                                                                                          read_data[3]) );
 TNBUFFHX1 \data_bus_out_tri[14]
    data_bus_out[14]) );
                                    ( .IN(read_data[14]), .ENB(out_en), .Q(
                                                                                   DFFARX1 \read_data_reg[2]
                                                                                                                     (.D(n118), .CLK(clk), .RSTB(n207), .Q(
                                                                                          read data[2]) );
 TNBUFFHX1 \data_bus_out_tri[15]
    data_bus_out[15]) );
                                    ( .IN(read_data[15]), .ENB(out_en), .Q(
                                                                                   DFFARX1 \read_data_reg[1]
                                                                                                                     ( .D(n117), .CLK(clk), .RSTB(n206), .Q(
 DFFARX1 \write_data_reg[15]
data_mem_out[15]));
DFFARX1 \write_data_reg[14]
data_mem_out[14]));
DFFARX1 \write_data_reg[13]
                               ( .D(n115), .CLK(clk), .RSTB(n206), .Q(
                                                                                          read_data[1]) );
                                                                                   DFFARX1 \read_data_reg[0]
                                                                                                                    ( .D(n116), .CLK(clk), .RSTB(n206), .Q(
                               (.D(n114), .CLK(clk), .RSTB(n206), .Q(
                                                                                          read_data[0]));
                                                                                   INVX0 U90 ( .IN(n170), .QN(n203) );
                               ( .D(n113), .CLK(clk), .RSTB(n206), .Q(
                                                                                   INVX0 U91 (
                                                                                                  .IN(n170), .QN(n204));
 data_mem_out[13]));
DFFARX1 \write data_reg[12] ( .D(n112), .CLK(clk), .RSTB(n206), .Q(
                                                                                   NBUFFX2 U92 ( .IN(n166), .Q(n205) );
        data_mem_out[12])
                                                                                  NBUFFX2 U93 ( .IN(n166), .Q(n206) );
 DFFARX1 \write_data_reg[11]
                               ( .D(n111), .CLK(clk), .RSTB(n206), .Q(
                                                                                  NBUFFX2 U94 ( .IN(n166), .Q(n207)
        data_mem_out[11])
 DFFARX1 \write_data_reg[10] data_mem_out[10]);
                                                                                  NBUFFX2 U95 ( .IN(n166), .Q(n208) );
                               ( .D(n110), .CLK(clk), .RSTB(n206), .Q(
```

- MDR (cont)

```
module iDecoder ( clk, reset, enable, instruction_in, opcode, ALUop, IMMop,
   MOVOR, MOVIOR, LOADOR, STOREOR, A, B ); input [15:0] instruction_in;
   output [3:0] opcode;
   output [5:0] A;
output [5:0] B;
   input clk, reset, enable;
  output ALUop, IMMop, MOVop, MOViop, LOADop, STOREop; wire N73, N74, N75, N76, N77, N78, n31, n32, n33, n34, n35, n36, n37, n38 assign opcode[3] = instruction_in[15]; assign opcode[2] = instruction_in[14]; assign opcode[1] = instruction_in[13];
   assign opcode[0] = instruction_in[12];
   assign A[5] = instruction_in[11];
   assign A[4] = instruction_in[10];
assign A[3] = instruction_in[9];
   assign A[2] = instruction_in[8];
   assign A[1] = instruction_in[7];
   assign A[0] = instruction_in[6];
   assign B[5] = instruction_in[5];
   assign B[4] = instruction_in[4];
   assign B[3] = instruction_in[3];
   assign B[2] = instruction_in[2];
   assign B[1] = instruction in[1]:
   assign B[0] = instruction_in[0];
  DFFX1 IMMop_reg ( .D(N77), .CLK(clk), .Q(IMMop) );
DFFX1 LOADop_reg ( .D(N76), .CLK(clk), .Q(LOADop) );
DFFX1 MOVop_reg ( .D(N78), .CLK(clk), .Q(MOVop) );
DFFX1 ALUop_reg ( .D(N75), .CLK(clk), .Q(ALUop) );
  DFFX1 ALUDD_reg ( .D(N/3), .CLK(clk), .Q(MOViop));
DFFX1 MOViop_reg ( .D(N/3), .CLK(clk), .Q(MOViop));
DFFX1 STOREop_reg ( .D(N/4), .CLK(clk), .Q(STOREop));
NAND2X0 U31 ( .IN1(n38), .IN2(n32), .QN(n35));
NOR2X0 U32 ( .IN1(n36), .IN2(n34), .QN(N/4));
NOR3X0 U33 ( .IN1(n34), .IN2(n35), .IN3(n33), .QN(N/3));
NDR3X1 L324 ( .IN1(n34), .IN2(n35), .IN3(n35), .QN(N/3));
   AND3X1 U34 ( .IN1(n37), .IN2(n31), .IN3(enable), .Q(N75));
NAND3X0 U35 ( .IN1(n33), .IN2(n32), .IN3(n34), .QN(n37));
  NAND3X0 U36 (.IN1(n38), .IN2(n32), .IN3(n34), .QN(n3f));
ISOLANDX1 U37 (.D(enable), .ISO(n31), .Q(n38));
NOR3X0 U38 (.IN1(n35), .IN2(opcode[0]), .IN3(n33), .QN(N78));
NOR2X0 U39 (.IN1(opcode[0]), .IN2(n36), .QN(N76));
NOR2X0 U40 (.IN1(opcode[1]), .IN2(n36), .QN(N77));
INVX0 U41 (.IN1(opcode[1]), .IN2(n35), .QN(N77));
                            .IN(opcode[1]), .QN(n33));
.IN(opcode[0]), .QN(n34));
.IN(opcode[2]), .QN(n34));
   INVX0 U41 (
   INVX0 U42
   INVX0 U43
   INVX0 U44 (
                            .IN(opcode[3]), .QN(n31));
endmodule
```

```
A022X1 U96 ( .IN1(data_bus_in[0]), .IN2(n170), .IN3(n203), .IN4(
data mem out[0]), .Q(n100));
A022X1 U97 ( .IN1(data_bus_in[1]),
                                                 .IN2(n170). .IN3(n203). .IN4(
data_mem_out[1]), .Q(n101) )
A022X1 U98 ( .IN1(data_bus_in[2]),
                                                 .IN2(n170). .IN3(n203). .IN4(
data_mem_out[2]), .Q(n102));
A022X1 U99 ( .IN1(data_bus_in[3]),
                                                 .IN2(n170), .IN3(n203), .IN4(
        data_mem_out[3]), .Q(n103)
A022X1 U100 ( .IN1(data_bus_in[4])
                                                  .IN2(n170), .IN3(n203), .IN4(
data_mem_out[4]), .Q(n104));
A022X1 U101 ( .IN1(data_bus_in[5]),
                                                  .IN2(n170), .IN3(n203), .IN4(
data_mem_out[5]), .Q(n105));
A022X1 U102 ( .IN1(data_bus_in[6]),
                                                  .IN2(n170), .IN3(n204), .IN4(
data_mem_out[6]), .Q(n106) );
A022X1 U103 ( .IN1(data_bus_in[7]),
                                                  .IN2(n170), .IN3(n204), .IN4(
| data mem out[7]), Q(n107) );
| A022X1 U104 ( .IN1(data_bus_in[8]),
| data mem out[8]), Q(n108) );
| A022X1 U105 ( .IN1(data_bus_in[9]),
                                                  .IN2(n170), .IN3(n204), .IN4(
                                                  .IN2(n170), .IN3(n204), .IN4(
data_mem_out[9]), .Q(n109) );
A022X1 U106 ( .IN1(data_bus_in[10]),
                                                   .IN2(n170), .IN3(n204), .IN4(
data_mem_out[10]), .Q(n110));
A022X1 U107 ( .IN1(data_bus_in[11]),
                                                   .IN2(n170), .IN3(n204), .IN4(
data_mem_out[11]), .Q(n111) );
A022X1 U108 ( .IN1(data_bus_in[12]),
                                                   .IN2(n170). .IN3(n204). .IN4(
AU22X1 U109 ( .INI(data_bus_in[12]),

data_mem_out[12]), .Q(n112) );

A022X1 U109 ( .INI(data_bus_in[13]),

data_mem_out[13]), .Q(n113) );

A022X1 U110 ( .INI(data_bus_in[14]),
                                                   .IN2(n170), .IN3(n204), .IN4(
                                                   .IN2(n170), .IN3(n204), .IN4(
AU22XI U112 (.INI(read_data[g]), .IN2(n168), .IN3(data_mem_in[1]), .IN4( read_en), .Q(n117));
AU22XI U114 (.IN1(read_data[2]), .IN2(n168), .IN3(data_mem_in[2]), .IN4(
read_en), .Q(n118) );
A022X1 U115 ( .IN1(read_data[3]), .IN2(n168), .IN3(<u>data_mem_in[3]</u>), .IN4(
         read_en), .Q(n119) );
A022X1 U116 ( .IN1(read_data[4]), .IN2(n168), .IN3(data_mem_in[4]), .IN4(
read_en), .Q(n120) );
A022X1 U117 ( .IN1(read_data[5]), .IN2(n168), .IN3(<u>data_mem_in[</u>5]), .IN4(
read_en), .Q(n121) );
A022X1 U118 ( .IN1(read_data[6]), .IN2(n168), .IN3(<u>data_mem_in[6]</u>), .IN4(
read_en), .Q(n122) );
A022X1 U119 ( .IN1(read_data[7]), .IN2(n168), .IN3(data_mem_in[7]), .IN4(
read_en), .Q(n123));
A022X1 U120 ( .IN1(read_data[8]), .IN2(n168), .IN3(<u>data_mem_in[8]</u>), .IN4(
read_en), .Q(n124));
A022X1 U121 (.IN1(read_data[9]), .IN2(n168), .IN3(<u>data_mem_in[9]</u>), .IN4(
read_en), .Q(n125));
A022X1 U122 ( .IN1(read_data[10]), .IN2(n168), .IN3(data_mem_in[10]), .IN4(read_en), .Q(n126));
A022X1 U123 ( .IN1(read_data[11]), .IN2(n168), .IN3(<u>data_mem_in</u>[11]), .IN4(
read_en), .Q(n127) );
A022X1 U124 ( .IN1(read_data[12]), .IN2(n168), .IN3(<u>data_mem_in</u>[12]), .IN4(
read_en), .Q(n128));
A022X1 U125 ( .IN1(read_data[13]), .IN2(n168), .IN3(<u>data_mem_in</u>[13]), .IN4(
read_en), .Q(n129));
A022X1 U126 ( .IN1(read_data[14]), .IN2(n168), .IN3(data_mem_in[14]), .IN4(
```

- ID

```
module final_alu_DW01_addsub_0 ( A, B, CI, ADD_SUB, SUM, CO );
  input [15:0] A;
  input [15:0] B;
  output [15:0] SUM;
  input CI, ADD_SUB;
  output CO;
  wire
           n1, n2;
           [16:0] carry;
[15:0] B_AS;
  wire
  wire
  assign carry[0] = ADD_SUB;
  FADDX1 U1_14 ( .A(A[14]), .B(B_AS[14]), .CI(carry[14]), .CO(carry[15]), .S(
                                                                                                                    - ALU
          SUM[14]));
  XOR3X1 U1_15 ( .IN1(A[15]), .IN2(B_AS[15]), .IN3(carry[15]), .Q(SUM[15]) );
  FADDX1 U1_3 ( .A(A[3]), .B(B_AS[3]), .CI(carry[3]), .CO(carry[4]), .S(SUM[3])
  FADDX1 U1_4 (
                    .A(A[4]), .B(B_AS[4]), .CI(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  FADDX1 U1_5 (
                    .A(A[5]), .B(B_AS[5]), .CI(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  FADDX1 U1_6 (
                    .A(A[6]), .B(B_AS[6]), .CI(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  FADDX1 U1_7
                    .A(A[7]), .B(B_AS[7]), .CI(carry[7]), .CO(carry[8]), .S(SUM[7]) );
  FADDX1 U1_8 ( .A(A[8]), .B(B_AS[8]), .CI(carry[8]), .CO(carry[9]), .S(SUM[8]) );
  FADDX1 U1_9 (
                    .A(A[9]), .B(B_AS[9]), .CI(carry[9]), .CO(carry[10]), .S(
          SUM[9]));
  FADDX1 U1_10 ( .A(A[10]), .B(B_AS[10]), .CI(carry[10]), .CO(carry[11]), .S(
          SUM[10]) );
  FADDX1 U1_11 ( .A(A[11]), .B(B_AS[11]), .CI(carry[11]), .CO(carry[12]), .S(
         SUM[11]) );
  FADDX1 U1_12 (
                     .A(A[12]), .B(B_AS[12]), .CI(carry[12]), .CO(carry[13]), .S(
          SUM[12]) );
  FADDX1 U1_13 ( .A(A[13]), .B(B_AS[13]), .CI(carry[13]), .CO(carry[14]), .S(
          SUM[13]));
  FADDX1 U1_2 ( .A(A[2]), .B(B_AS[2]), .CI(carry[2]), .CO(carry[3]), .S(SUM[2])|);
  FADDX1 U1_1 ( .A(A[1]), .B(B_AS[1]), .CI(carry[1]), .CO(carry[2]), .S(SUM[1])
  FADDX1 U1_0 ( .A(A[0]), .B(B_AS[0]), .CI(carry[0]), .CO(carry[1]), .S(SUM[0]) );
  INVX0 U1 ( .IN(carry[0]), .QN(n1) );
                                                                           module final_alu ( clk, reset, data_in, regI1en, regI2en, reg0en, operation,
  INVX0 U2 ( .IN(n1), .QN(n2) );
                                                                             enTriOut, data_out );
input [15:0] data_in;
  XOR2X1 U3 ( .IN1(B[0]), .IN2(n2), .Q(B_AS[0]) );
                                                                             XOR2X1 U4 ( .IN1(B[1]), .IN2(n2), .Q(B_AS[1]) );
               ( .IN1(B[2]), .IN2(n2), .Q(B_AS[2]) );
( .IN1(B[13]), .IN2(n2), .Q(B_AS[13]) );
  XOR2X1 U5
  X0R2X1 U6
  XOR2X1 U7
                 .IN1(B[12]), .IN2(n2), .Q(B_AS[12]) );
                .IN1(B[11]), .IN2(n2), .Q(B_AS[11]) );
.IN1(B[10]), .IN2(n2), .Q(B_AS[10]) );
  XOR2X1 U8
                                                                                    n251, n252, n253, n254, n255, n256, n257, n258, n262, n263, n264, n265, n266, n267, n268, n269,
                                                                                                           n255, n256, n257, n258, n259, n260,
                                                                                                                                               n261
  X0R2X1 U9 (
                                                                                                                                   n270, n271,
                                                                                                                                               n272
                                                                                    n273, n274, n275, n276,
                                                                                                            n277,
                                                                                                                 n278, n279, n280,
                                                                                                                                         n282,
                                                                                                                                   n281,
                                                                                                                                               n283
  X0R2X1 U10
                ( .IN1(B[9]), .IN2(carry[0]), .Q(B_AS[9]) );
                                                                                    n284, n285, n286, n287,
n295, n427, n428, n429,
                                                                                                           n288, n289, n290, n291,
                                                                                                                                   n292. n293.
                                                                                                                                               n294
  X0R2X1 U11
                   .IN1(B[8]), .IN2(carry[0]), .Q(B_AS[8]) );
.IN1(B[7]), .IN2(carry[0]), .Q(B_AS[7]) );
                                                                                                            n430, n431, n432, n433,
                                                                                                                 n442,
                                                                                                                                   n536,
                                                                                                                                         n537,
  X0R2X1 U12
                                                                                    n437, n438,
                                                                                                n439, n440,
                                                                                                            n441,
                                                                                                                       n534
                                                                                                                             n535
                                                                                                                                               n538
                                                                                    n539, n545, n546, n547,
                                                                                                            n548, n549,
                                                                                                                       n550, n551,
  X0R2X1 U13
                                                                                                                                         n553,
                   .IN1(B[6]), .IN2(carry[0]), .Q(B_AS[6])
                                                                                    n555, n556,
                                                                                                      n558,
                                                                                                                                   n563,
                                                                                                                                         n564,
                                                                                                n557,
                                                                                                            n559,
                                                                                                                  n560,
                                                                                                                       n561,
                                                                                                                             n562,
                                                                                                                                               n565
  X0R2X1 U14
                   .IN1(B[5]), .IN2(carry[0]), .Q(B_AS[5])
                                                                                    n566, n567, n568, n569,
                                                                                                           n570.
                                                                                                                 n571. n572.
                                                                                                                             n573.
                                                                                                                                   n574.
                                                                                                                                         n575.
                                                                                                                                               n576
                   .IN1(B[4]), .IN2(carry[0]), .Q(B_AS[4])
  X0R2X1 U15
                                                                                    n577, n578, n579, n580,
                                                                                                           n581, n582, n583, n584,
                                                                                                                                   n585, n586,
                                                                                    n588, n589,
                                                                                                n590. n591.
                                                                                                            n592,
                                                                                                                  n593,
                                                                                                                       n594
                                                                                                                             n595
                                                                                                                                   n596,
n607,
                                                                                                                                         n597,
                                                                                                                                               n598
  X0R2X1 U16
                   .IN1(B[3]), .IN2(carry[0]), .Q(B_AS[3]) );
                                                                                    n599, n600, n601, n602,
                                                                                                                 n604, n605,
                                                                                                           n603,
                                                                                                                             n606,
                                                                                                                                         n608,
                                                                                                                                               n609
  X0R2X1 U17
                   .IN1(B[15]), .IN2(n2), .Q(B_AS[15]) );
                                                                                    n610, n611, n612, n613,
                                                                                                           n614, n615, n616, n617,
                                                                                                                                   n618, n619,
                                                                                                                                               n620
                                                                                    n621, n622, n623, n624, n625, n626, n627, n628, n648, n649, n650, n651, n652, n653, n654, n655,
  XOR2X1 U18 ( .IN1(B[14]), .IN2(n2), .Q(B_AS[14]) );
                                                                                                                                   n645, n646,
                                                                                                                                               n647
endmodule
                                                                                    n659, n660, n661, n662, n663, n664, n665, n666,
                                                                                                                                   n667,
                                                                                    [15:0] ALUin1;
[15:0] ALUin2;
                                                                             wire
                                                                             wire
                                                                                   \data_out[15]
\data_out[14]
                                                                             tri
                                                                             tri
                                                                                   \data_out[13]
                                                                                   \data_out[12]
                                                                             tri
                                                                                    data_out[11]
                                                                             tri
                                                                                   \data_out[10]
\data_out[9]
                                                                             tri
                                                                             tri
                                                                                   \data_out[8]
                                                                             tri
                                                                                   \data out[7]
                                                                                   \data_out[6]
                                                                             tri
                                                                                   \data_out[5]
                                                                                   \data_out[4]
                                                                             tri
                                                                             tri
                                                                                   \frac{1}{\text{data\_out}}
                                                                             tri
                                                                                   \data out[2]
                                                                                   \data_out[0] ;
                                                                             TNBUFFHX1 \data out tri[0]
TNBUFFHX1 \data out tri[1]
TNBUFFHX1 \data out tri[2]
                                                                                                         ( .IN(n442), .ENB(enTriOut), .Q(data_out[0]) );
                                                                                                          .IN(n441),
.IN(n440),
                                                                                                                     .ENB(enTriOut), .Q(data_out[1])
.ENB(enTriOut), .Q(data_out[2])
                                                                             TNBUFFHX1
TNBUFFHX1
                                                                                                                     .ENB(enTriOut), .Q(data_out[3])
.ENB(enTriOut), .Q(data_out[4])
                                                                                       \data_out_tri[3]
                                                                                                           .IN(n439),
                                                                                                           .IN(n438),
                                                                                       \data_out_tri[4]
                                                                             TNBUFFHX1
                                                                                                           .IN(n437),
                                                                                                                      .ENB(enTriOut), .Q(data_out[5])
                                                                             TNBUFFHX1
                                                                                       \data out tri[6]
                                                                                                           .IN(n436),
                                                                                                                      .ENB(enTriOut), .Q(data out[6])
                                                                                       \data_out_tri[7
                                                                                                           .IN(n435),
                                                                                                                     .ENB(enTriOut), .Q(data_out[7])
                                                                                                         ( .IN(n434), .ENB(enTriOut), .Q(data_out[8]) )
( .IN(n433), .ENB(enTriOut), .Q(data_out[9]) )
( .IN(n432), .ENB(enTriOut), .Q(data_out[10])
                                                                             TNBUFFHX1
TNBUFFHX1
                                                                                       \data_out_tri[8]
                                                                                       \data out tri[9]
                                                                             TNBUFFHX1
                                                                                       \data out tri[10]
                                                                             TNBUFFHX1 \data_out_tri[11] ( .IN(n431), .ENB(enTriOut), .Q(data_out[11])
                                                                             TNBUFFHX1 \data_out_tri[12] ( .IN(n430), .ENB(enTriOut), .Q(data_out[12])
                                                                             TNBUFFHX1 \data_out_tri[13] ( .IN(n429), .ENB(enTriOut), .Q(data_out[13])
                                                                             TNBUFFHX1 \data_out_tri[14] ( .IN(n428), .ENB(enTriOut), .Q(data_out[14])
```

TNBUFFHX1 \data_out_tri[15] (.IN(n427), .ENB(enTriOut), .Q(data_out[15])

```
final alu DW01 addsub 0 r56 ( .A(ALUin1), .B(ALUin2), .CI(1'b0), .ADD_SUB( \U2/U1/Z_0'), .SUM((N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84}) );
DFFARX1 \ALUin1_reg[15] ( .D(n295), .CLK(clk), .RSTB(n653), .Q(ALUin1[15]), .QN(n206) );
DFFARX1 \ALUin1_reg[14] ( .D(n294), .CLK(clk), .RSTB(n652), .Q(ALUin1[14]),
      .QN(n205));
DFFARX1 \ALUin2_reg[7] ( .D(n271), .CLK(clk), .RSTB(n654), .Q(ALUin2[7]),
      QN(n615) );
DFFARX1 \ALUin2_reg[9] ( .D(n273), .CLK(clk), .RSTB(n654), .Q(ALUin2[9]),
      .QN(n613) );
DFFARX1 \ALUin2_reg[10] ( .D(n274), .CLK(clk), .RSTB(n654), .Q(ALUin2[10]),
      QN(n612) );
DFFARX1 \ALUin2_reg[11] ( .D(n275), .CLK(clk), .RSTB(n654), .Q(ALUin2[11]), .QN(n611));
DFFARX1 \ALUin2_reg[12] ( .D(n276), .CLK(clk), .RSTB(n654), .Q(ALUin2[12]),
      .ON(n610) ):
DFFARX1 \ALUin2_reg[13] ( .D(n277), .CLK(clk), .RSTB(n654), .Q(ALUin2[13]),
      .QN(n609) );
DFFARX1 \ALUin2_reg[15] ( .D(n279), .CLK(clk), .RSTB(n653), .Q(ALUin2[15]),
      .QN(n607) );
DFFARX1 \ALUin1_reg[6] ( .D(n286), .CLK(clk), .RSTB(n652), .Q(ALUin1[6]),
      .QN(n212) );
DFFARX1 \ALUin1_reg[9] ( .D(n289), .CLK(clk), .RSTB(n652), .Q(ALUin1[9]),
      .QN(n215) );
DFFARX1 \ALUin1_reg[10] ( .D(n290), .CLK(clk), .RSTB(n652), .Q(ALUin1[10]),
      .QN(n201) );
DFFARX1 \ALUin1_reg[12] ( .D(n292), .CLK(clk), .RSTB(n652), .Q(ALUin1[12]),
      .QN(n203) );
DFFARX1 \ALUin1_reg[13] ( .D(n293), .CLK(clk), .RSTB(n652), .Q(ALUin1[13]),
      QN(n204) );
DFFARX1 \ALUin2_reg[0] ( .D(n264), .CLK(clk), .RSTB(n655), .Q(ALUin2[0]), .QN(n622));
DFFARX1 \ALUin2_reg[1] ( .D(n265), .CLK(clk), .RSTB(n655), .Q(ALUin2[1]),
.QN(n621));
DFFARX1 \ALUin2_reg[2] ( .D(n266), .CLK(clk), .RSTB(n655), .Q(ALUin2[2]),
      .QN(n620) );
DFFARX1 \ALUin2_reg[3] ( .D(n267), .CLK(clk), .RSTB(n655), .Q(ALUin2[3]), .QN(n619) );
DFFARX1 \ALUin2_reg[4]
                      (.D(n268), .CLK(clk), .RSTB(n655), .Q(ALUin2[4]),
      .ON(n618) ):
DFFARX1 \ALUin2_reg[5]
                      (.D(n269), .CLK(clk), .RSTB(n654), .O(ALUin2[5]),
      .QN(n617) );
QN(n616) );
DFFARX1 \ALUin1_reg[0]
                      ( .D(n280), .CLK(clk), .RSTB(n653), .Q(ALUin1[0]),
      .ON(n200) ):
DFFARX1 \ALUin1_reg[1]
                      (.D(n281), .CLK(clk), .RSTB(n653), .O(ALUin1[1]),
      .QN(n207) );
DFFARX1 \ALUin1_reg[2] ( .D(n282), .CLK(clk), .RSTB(n653), .Q(ALUin1[2]),
      .QN(n208) );
DFFARX1 \ALUin1_reg[3]
                     (.D(n283), .CLK(clk), .RSTB(n653), .Q(ALUin1[3]),
      .ON(n209) ):
DFFARX1 \ALUin1_reg[4]
                     ( .D(n284), .CLK(clk), .RSTB(n653), .Q(ALUin1[4]),
      .QN(n210) );
```

```
OA22X1 U408 ( .IN1(n208), .IN2(n660), .IN3(n624), .IN4(ALUin1[2]), .Q(n595)
NAND2X0',

A01222X1 U410 ( .IN1(n597), .IN2(n598), .QN(n249) );

A01222X1 U410 ( .IN1(n441), .IN2(n645), .IN3(n663), .IN4(ALUin1[1]), .IN5(
N85), .ING(n623), .QN(n597));

0A222XI U411 ( .INI(n649), .INZ(ALUin1[1]), .IN3(n599), .IN4(ALUin2[1]), .IN5(n621), .IN6(n600), .Q(n598));

0A22XI U412 ( .IN1(n207), .IN2(n660), .IN3(n624), .IN4(ALUin1[1]), .Q(n599)
OA22X1 U416 ( .IN1(n200), .IN2(n660), .IN3(n624), .IN4(ALUin1[0]), .Q(n603)
OA221X1 U417 ( .IN1(n658), .IN2(ALUin1[14]), .IN3(n205), .IN4(n625), .IN5(
n648), .Q(n548)
0A221X1 U418 ( .IN1(n
                      .IN1(n658), .IN2(ALUin1[13]), .IN3(n204), .IN4(n625), .IN5(
         n648),
                   .Q(n552));
0A221X1 U419 (
                       .IN1(n658), .IN2(ALUin1[12]), .IN3(n203), .IN4(n625), .IN5(
n648),
0A221X1 U420
                    .O(n556) ):
                   (.IN1(n658), .IN2(ALUin1[11]), .IN3(n202), .IN4(n625), .IN5(
n648), .Q(n560) )
0A221X1 U421 ( .IN1(n65
                      .IN1(n658), .IN2(ALUin1[10]), .IN3(n201), .IN4(n625), .IN5(
         n648),
                   .Q(n564));
OA221X1 U422 (
                       .IN1(n659), .IN2(ALUin1[9]), .IN3(n215), .IN4(n625), .IN5(
                    .Q(n568));
         n648).
                      .IN1(n659), .IN2(ALUin1[8]), .IN3(n214), .IN4(n625), .IN5(
0A221X1 U423
         n648).
                    .Q(n572) )
0A221X1 U424 (
                      .IN1(n659), .IN2(ALUin1[7]), .IN3(n213), .IN4(n625), .IN5(
         n648),
                     Q(n576)
0A221X1 U425
                      .IN1(n659), .IN2(ALUin1[6]), .IN3(n212), .IN4(n625), .IN5(
         n648),
                     Q(n580))
0A221X1 U426
                      .IN1(n658), .IN2(ALUin1[15]), .IN3(n206), .IN4(n625), .IN5(
         n648).
                    .Q(n538));
0A221X1 U427 (
                      .IN1(n659), .IN2(ALUin1[5]), .IN3(n211), .IN4(n625), .IN5(
         n647)
                     0(n584))
0A221X1 U428 (
                     .IN1(n659), .IN2(ALUin1[4]), .IN3(n210), .IN4(n625), .IN5(
         n647)
                     0(n588)
0A221X1 U429 (
                       .IN1(n659), .IN2(ALUin1[3]), .IN3(n209), .IN4(n625), .IN5(
         n647),
                    .Q(n592));
0A221X1 U430
                       .IN1(n659), .IN2(ALUin1[2]), .IN3(n208), .IN4(n625), .IN5(
n647), .Q(n596));
0A221X1 U431 ( .IN1(n658), .IN2(ALUin1[1]), .IN3(n207), .IN4(n625), .IN5(
         n647)
                     Q(n600)
0A221X1 U432 (
                      .IN1(n658), .IN2(ALUin1[0]), .IN3(n200), .IN4(n625), .IN5(
         n647),
                     O(n604) ):
NAND3X0 U433 ( .IN1(n606), .IN2(n667), .IN3(operation[0]), .QN(n539) );
NBUFFX2 U434 ( .IN(n536), .Q(n649) );
NAND4X0 U435 ( .IN1(operation[1]), .IN2(n626), .IN3(n668), .IN4(n666), .QN(
NANDEZMO 1436 (.IN1(n573), .IN2(n574), .QN(n255));

0A222X1 U438 (.IN1(n649), .IN2(ALUin1[7]), .IN3(n575), .IN4(ALUin2[7]),
UAZZZI U438 (.INI(n649), .INZ(ALUINI[/]), .IN3(N575), .IN4(ALUINZ[/]), .IN5(N615), .IN6(N576), .Q(n574));

A0I22ZXI U439 (.IN1(n435), .IN2(n646), .IN3(n663), .IN4(ALUIN1[7]), .IN5(N91), .IN6(n623), .QN(n573));

OAZZXI U440 (.IN1(n213), .IN2(n661), .IN3(n624), .IN4(ALUIN1[7]), .Q(n575)
NAND2X0 U441 ( .IN1(n577), .IN2(n578), .QN(n254) );
OA222X1 U442 ( .IN1(n649), .IN2(ALUin1[6]), .IN3(n579), .IN4(ALUin2[6]), .IN5(n616), .IN6(n580), .Q(n578) ); A0I222X1 U443 ( .IN1(n436), .IN2(n646), .IN3(n663), .IN4(ALUin1[6]), .IN5(
N90), ING(n623), QN(n577));
0A22X1 U444 ( .IN1(n212), .IN2(n660), .IN3(n624), .IN4(ALUIN1[6]), .Q(n579)
NAND2X0 U445 ( .IN1(n581), .IN2(n582),
                                                         .QN(n253) )
                                       .IN2(ALUin1[5]), .IN3(n583), .IN4(ALUin2[5]),
0A222X1 U446 (
                     .IN1(n649).
OA222X1 U446 ( .IN1(n649), .IN2(ALUIn1[5]), .IN3(n583), .IN4(ALUIn2[5]), .IN5(n617), .IN6(n584), .Q(n582)); AO1222X1 U447 ( .IN1(n437), .IN2(n645), .IN3(n663), .IN4(ALUIn1[5]), .IN5(N89), .IN6(n623), .QN(n581)); OA22X1 U448 ( .IN1(n211), .IN2(n660), .IN3(n624), .IN4(ALUIn1[5]), .Q(n583)
NAND2X0 U449 ( .IN1(n585), .IN2(n586),
                                                          .ON(n252) ):
NANUZZW U449 (.IN1(n363), .INZ(n366), .UN(1822) );
0A222X1 U450 (.IN1(n649), .INZ(ALUin1[4]), .IN3(n587), .IN4(ALUin2[4]),
.IN5(n618), .IN6(n588), .Q(n586) );
A01222X1 U451 (.IN1(n438), .IN2(n645), .IN3(n663), .IN4(ALUin1[4]), .IN5(
N88), .IN6(n623), .QN(n585) );
0A22X1 U452 (.IN1(n210), .IN2(n660), .IN3(n624), .IN4(ALUin1[4]), .Q(n587)
```

```
DFFARX1 \result_reg[15]
DFFARX1 \result_reg[0]
                                                     .D(n263), .CLK(clk), .RSTB(n657), .Q(n427) );
                                                   .D(n248), .CLK(clk), .RSTB(n657), .Q(n442)
.D(n249), .CLK(clk), .RSTB(n657), .Q(n442)
DFFARX1 \result reg[1]
                                                                                                                      .0(n441)
                \result_reg[2
DFFARX1
                \result rea[3]
                                                   .D(n251). .CLK(clk).
                                                                                             .RSTB(n656).
                                                                                                                      .0(n439)
DFFARX1
                                                    .D(n252), .CLK(clk),
                                                                                             .RSTB(n656), .Q(n438)
                \result_reg[4]
DFFARX1 \result reg[5]
                                                   .D(n253), .CLK(clk),
                                                                                             .RSTB(n656). .0(n437)
DFFARX1 \result_reg[6]
                                                    .D(n254), .CLK(clk),
                                                                                             .RSTB(n656),
DFFARX1
                \result reg[7]
                                                   .D(n255), .CLK(clk),
                                                                                             .RSTB(n656),
                                                                                                                     .Q(n435)
                                                                                                                      Q(n434)
                                                                       .CLK(clk),
                                                                                             RSTB(n656),
DFFARX1 \result_reg[8]
DFFARX1 \result_reg[9]
                                                   .D(n256),
                                                  D(n257), .CLK(clk), .RSTB(n656), .Q(n433) (
.D(n258), .CLK(clk), .RSTB(n656), .Q(n432) (
.D(n259), .CLK(clk), .RSTB(n655), .Q(n431)
DFFARX1 \result_reg[10]
DFFARX1 \result_reg[11]
DFFARX1 \result reg[12]
                                                     .D(n260).
                                                                        .CLK(clk), .RSTB(n655), .Q(n430)
.CLK(clk), .RSTB(n655), .Q(n429)
(n624) );

AND3X1 U347 (.IN1(n667), .IN2(n666), .IN3(n626), .Q(n623));

AND3X1 U348 (.IN1(n660), .IN2(n668), .IN3(n626), .Q(n623));

AND3X1 U348 (.IN1(n604), .IN2(n668), .IN3(operation[1]), .QN(n624));

AND2X1 U349 (.IN1(n624), .IN2(n605), .Q(n625));

INVX0 U350 (.IN(n627), .ON(n647));
AND2X1 U349 ( INI(n624), IN2(n605)
INVX0 U350 ( IN(n627), ON(n647) )
INVX0 U351 ( IN(n628), ON(n650)
AND3X1 U352 ( INI(n664), IN2(n665
                                                , .IN2(n665), .IN3(regOen), .Q(n626));
                          .IN(n647), .QN(n663)
.IN(n627), .QN(n648)
 INVX2 U353 (
 INVX0 U354 (
                           .IN(n627), .QN(n648) );
.IN1(n666), .IN2(n645),
.IN1(n668), .IN2(n667),
NOR2XØ U355 (
                                                                           .ON(n606)):
 AND3X1 U356 (
                                                                           .IN3(n606), .Q(n627));
NBUFFX2 U357
                             .IN(n539), .Q(n659)
NBUFFX2 U358
NBUFFX2 U359
                              .IN(n539),
                                                   .Q(n658)
                             .IN(n539), .Q(n661)
NBUFFX2 U360
                              .IN(n539).
                                                   .0(n660)
                          (.1N(n539), .Q(n660)
.IN(n626), .QN(n645)
.IN(n628), .QN(n651)
.IN(n626), .QN(n646)
(.IN(n662), .Q(n652)
(.IN(n662), .Q(n653)
 INVX0 U361 (
 TNVX0 11362 (
NBUFFX2 U364
NBUFFX2 U365
NBUFFX2 U366
                              .IN(n662). .O(n654)
NBUFFX2 U366 ( .IN(1662), .Q(1655));

NBUFFX2 U368 ( .IN(1662), .Q(1655));

NBUFFX2 U368 ( .IN(1662), .Q(1656));

NBUFFX2 U369 ( .IN(1662), .Q(1657));

AND3X1 U370 ( .IN1(0peration[0]), .IN2(1666), .IN3(1667), .Q(\U2/U1/Z_0));
AND3XI U3/0 (.INI(Operation[0]), .INZ(Nobo), .INS(Nobo), .U(\U2/U1/2_0));
NAND2XO U371 (.INI(n545), .INZ(n546), .QN(n262));
OA222XI U372 (.INI(n649), .INZ(ALUin1[14]), .INS(n547), .IN4(ALUin2[14]),
.INS(n608), .IN6(n548), .Q(n546));
A01222XI U373 (.INI(n428), .INZ(n646), .IN3(n663), .IN4(ALUin1[14]), .IN5(
N98), .IN6(n523), .QN(n545));
OA22XI U374 (.INI(n205), .INZ(n661), .IN3(n624), .IN4(ALUin1[14]), .Q(n547)
NAND2X0 (.IN1(n549), .IN2(n550), .QN(n261));

0A222X1 U376 (.IN1(n649), .IN2(ALUin1[13]), .IN3(n551), .IN4(ALUin2[13]),
    .IN5(n609), .IN6(n552), .Q(n550));

A01222X1 U377 (.IN1(n429), .IN2(n646), .IN3(n663), .IN4(ALUin1[13]), .IN5(
    N97), .IN6(n623), .QN(n549));

0A22X1 U378 (.IN1(n204), .IN2(n661), .IN3(n624), .IN4(ALUin1[13]), .Q(n551)
NAND2X0 U383 ( .IN1(n557), .IN2(n558), .QN(n259));
QA222X1 U384 ( .IN1(n649), .IN2(ALUin1[1]), .IN3(n559), .IN4(ALUin2[11]),
OMZZZZI U386 ( .INI(n64), .INZ(ALUIN[I]]), .INZ(N539), .IN4(ALUINZ[I]),
.INS(n611), .INS(n560), .Q(n558));
A012ZZXI U385 ( .INI(n431), .INZ(n646), .INZ(n663), .INA(ALUINI[11]), .INS(
N95), .INS(n623), .QN(n557));
OMZZZI U386 ( .INI(n202), .INZ(n661), .INZ(n624), .INA(ALUINI[11]), .Q(n559)
```


```
NAND4X0 U457 ( .IN1(operation[1]), .IN2(operation[0]), .IN3(n626), .IN4(n666), .QN(n605));
INVX2 U458 ( .IN(regIlen), .QN(n664));
INVX0 U459 ( .IN(operation[0]), .QN(n668));
AND2X1 U460 ( .IN1(regIlen), .IN2(n664), .Q(n628));
AO22X1 U461 ( .IN1(n628), .IN2(data_in[15]), .IN3(n651), .IN4(ALUin2[15]),
O(3720)).
        Q(n279));
A022X1 U462 ( .IN1(n628), .IN2(data_in[14]), .IN3(n651), .IN4(ALUin2[14]), .Q(n278) );
A022X1 U463 ( .IN1(n628), .IN2(data_in[13]), .IN3(n651), .IN4(ALUin2[13]),
        Q(n277) )
A022X1 U464 (
               .ÍN1(n628), .IN2(data_in[12]), .IN3(n651), .IN4(ALUin2[12]),
.Q(n276) );
A022X1 U465 ( .IN
               .IN1(n628), .IN2(data_in[11]), .IN3(n651), .IN4(ALUin2[11]),
        Q(n275))
               .IN1(n628), .IN2(data_in[10]), .IN3(n651), .IN4(ALUin2[10]),
A022X1 U466 (
        O(n274) )
A022X1 U467 (
               .IN1(n628), .IN2(data_in[9]), .IN3(n651), .IN4(ALUin2[9]), .Q(
n273) )
A022X1 U468 (
                .IN1(n628), .IN2(data_in[8]), .IN3(n651), .IN4(ALUin2[8]), .Q(
       n272)
A022X1 U469
                .IN1(n628), .IN2(data_in[7]), .IN3(n651), .IN4(ALUin2[7]), .Q(
A022X1 U470
                .IN1(n628), .IN2(data_in[6]), .IN3(n651), .IN4(ALUin2[6]), .Q(
       n270)
A022X1 U471
                .IN1(n628), .IN2(data_in[5]), .IN3(n650), .IN4(ALUin2[5]), .Q(
      n269)
A022X1 U472
                .IN1(n628), .IN2(data in[4]), .IN3(n650), .IN4(ALUin2[4]), .Q(
      n268)
A022X1 U473
                .IN1(n628), .IN2(data_in[3]), .IN3(n650), .IN4(ALUin2[3]), .Q(
      n267)
A022X1 U474
                .IN1(n628), .IN2(data_in[2]), .IN3(n650), .IN4(ALUin2[2]), .Q(
      n266)
A022X1 U475
                .IN1(n628), .IN2(data_in[1]), .IN3(n650), .IN4(ALUin2[1]), .Q(
      n265)
A022X1 U476
                .IN1(n628), .IN2(data_in[0]), .IN3(n650), .IN4(ALUin2[0]), .Q(
A022X1 U477 (
                .IN1(ALUin1[14]), .IN2(n664), .IN3(data_in[14]), .IN4(regI1en),
       .Q(n294) )
A022X1 U478 (
               .IN1(ALUin1[13]), .IN2(n664), .IN3(data_in[13]), .IN4(regI1en),
       U479 ( .IN1(ALUin1[12]), .IN2(n664), .IN3(data_in[12]), .IN4(regIlen), .0(n292) );
A022X1 U479 (
A022X1 U480 (.IN1(ALUin1[11]), .IN2(n664), .IN3(data_in[11]), .IN4(regI1en),
        Q(n291) )
A022X1 U481 ( .IN1(ALUin1[10]), .IN2(n664), .IN3(data_in[10]), .IN4(regI1en),
        Q(n290));
A022X1 U482 (
               .IN1(ALUin1[9]), .IN2(n664), .IN3(data_in[9]), .IN4(regI1en),
        Q(n289))
A022X1 U483 ( .IN1(ALUin1[8]), .IN2(n664), .IN3(data_in[8]), .IN4(regI1en),
.Q(n288));
A022X1 U484 ( .IN1(ALUin1[7]), .IN2(n664), .IN3(data_in[7]), .IN4(regIlen), .Q(n287));
A022X1 U485 ( .IN1(ALUin1[6]), .IN2(n664), .IN3(data_in[6]), .IN4(regIlen), .Q(n286) );
               .IN1(ALUin1[5]), .IN2(n664), .IN3(data_in[5]), .IN4(regI1en),
       .v(n203),;
U487 ( .IN1(ALUin1[4]), .IN2(n664), .IN3(data_in[4]), .IN4(regI1en),
.Q(n284) );
A022X1 U487
A022X1 U488 (.IN1(ALUin1[3]), .IN2(n664), .IN3(data_in[3]), .IN4(regIlen), .Q(n283));
       U489 (.IN1(ALUin1[2]), .IN2(n664), .IN3(data_in[2]), .IN4(regI1en), .Q(n282) );
A022X1 U489
A022X1 U490 (
               .IN1(ALUin1[1]), .IN2(n664), .IN3(data_in[1]), .IN4(regI1en),
       .O(n281) ):
       U491 (.IN1(ALUin1[0]), .IN2(n664), .IN3(data_in[0]), .IN4(regI1en), .Q(n280));
A022X1 U491 (
       U492 ( .IN1(ALUin1[15]), .IN2(n664), .IN3(regI1en), .IN4(data_in[15]), .Q(n295) );
A022X1 U492 (
INVX0 U493 ( .IN(reset), .QN(n662) );
```

- Instruction Fetch FSM

- Netlist

```
input clk, reset, start, MFC;
output PCoutEn, MARinEn, memOp, memEn, MDRreadEn, MDRoutEn, IRinEn, ID_en;
wire N53, N55, N57, N58, N59, N99, N100, N101, N102, n16, n19, n20, n21,
n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39,
n40, n41, n42, n43, n44, n45, n46, n47;
                                                               [3:0] current_state;
[3:0] next_state;
             wire
              wire
          Q(current_state[2]).QN(n47));
LATCHX1 \next_state_reg[1] ( .CLK(N58), .D(N55), .Q(next_state[1]));
DFFARX1 \current_state_reg[1] ( .D(next_state[1]), .CLK(clk), .RSTB(n16), .Q(current_state[1]), .QN(n44));
LATCHX1 \next_state_reg[3] ( .CLK(N58), .D(N59), .Q(next_state[3]));
DFFARX1 \current_state_reg[3] ( .CLK(N58), .D(N59), .Q(next_state[3]));
DFFARX1 \current_state[3], .ON(n45));
LATCHX1 IRinEn_reg ( .CLK(N102), .D(n43), .Q(IRinEn));
LATCHX1 IRinEn_reg ( .CLK(N102), .D(n42), .Q(ID_en));
LATCHX1 FCOUTEn_reg ( .CLK(N102), .D(N99), .Q(PCoutEn));
LATCHX1 MARinEn_reg ( .CLK(N102), .D(N99), .Q(PCoutEn));
LATCHX1 MRENDEn_reg ( .CLK(N102), .D(N99), .Q(MARINEn));
LATCHX1 MRENDEn_reg ( .CLK(N102), .D(N100), .Q(mem0p));
LATCHX1 MOROUTEn_reg ( .CLK(N102), .D(N100), .Q(MDRedEn));
LATCHX1 MOROUTEn_reg ( .CLK(N102), .D(N100), .Q(MDRouTEn));
LATCHX1 MOROUTEn_reg ( .CLK(N102), .D(N101), .Q(MDRedEn));
LATCHX1 MOROUTEn_reg ( .CLK(N102), .D(N101), .Q(MDRouTEn));
INVX0 U3 ( .IN(reset), .QN(n16));
NANDAX0 U38 ( .IN(1039), .IN2(n40), .IN3(n34), .IN4(n19), .QN(N102));
INVX0 U39 ( .IN(N100), .QN(n19));
NAND2X0 U40 ( .NI(n44), .NIX(n47), .QN(n39));
NAND3X0 U41 ( .IN(n44), .NIX(n47), .QN(n39));
NAND3X0 U42 ( .IN(n101), .QN(n20), .IN3(n28), .QN(N100));
INVX0 U42 ( .IN(n101), .QN(n20), .IN3(n46), .QN(n34));
NAND3X0 U44 ( .NIN(n26), .IN2(n27), .IN3(n46), .QN(n34));
NAND3X0 U45 ( .IN(n40), .NIX(n27), .IN3(n28), .QN(N57));
NAND3X0 U46 ( .NIN(n20), .IN2(n27), .IN3(n21), .QN(N57));
NAND3X0 U46 ( .NIN(n20), .IN2(n21), .IN3(n21), .QN(N57));
NAND3X0 U46 ( .NIN(n20), .IN2(n21), .NIX(n44), .QN(n20));
NAND3X0 U46 ( .NIN(n20), .NIX(n20), .NIX(n20));
NAND3X0 U45 ( .IN(n40), .NIX(n20), .NIX(n20), .NIX(n40), .QN(n40));
NAND3X0 U50 ( .IN(n40), .NIX(n20), .NIX(n44), .QN(n30));
NAND3X0 U50 ( .IN(n40), .NIX(n20), .NIX(n20), .NIX(n44), .QN(n40));
NAND3X0 U50 ( .IN(n40), .QN(n21));
NAND3X0 U50 ( .IN(n40), .NIX(n20), .NIX(n20), .NIX(n20), .QN(n40));
NAND3X0 U50 ( .IN(n40), .NIX(n20), .NIX(n20), .NIX(n20), .QN(n30));
NAND3X0 U50 ( .IN(n30), .NIX(n20), .NIX(n20
 endmodule
```

- Attempted Simulation



- R-type FSM

```
finish; N106, N107, N108, N109, N110, N111, N112, N113, N114, N115, N106, N107, N123, N130, N139, n27, n63, n65, n118, n119, n120, n121, n122, n123, n124, n125, n126, n127, n128, n129, n130, n134, n135, n136, n137, n138, n139, n140, n141, n142, n143, n144, n145, n146, n147, n148, n149, n150, n151, n152, n153, n154, n155, n156; [2:0] next_state;
   NAND4X1 U70 ( .IN1(n144), .IN2(n138), .IN3(n135), .IN4(n154), .QN(N117) );
DFFARX1 \current_state_reg[2] ( .D(next_state[2]), .CLK(clk), .RSTB(n118), .Q(n152), .QN(n155) );
DFFARX1 \current_state_reg[0] ( .D(next_state[0]), .CLK(clk), .RSTB(n118), .Q(n154), .QN(n65) );
 OrfaX1 (Current_State_reg|2) ( .Unext_state[2]), .CLK(CLK), .RSTB(n118), .Q(n152), .ON(n155);

DFFARX1 (current_state_reg|0) ( .D(next_state[0]), .CLK(cLk), .RSTB(n118), .Q(n154), .ON(n65) );

DFFARX1 (current_state_reg|1) ( .D(next_state[1]), .CLK(cLk), .RSTB(n118), .Q(n156), .ON(n63) );

LATCHX1 R]2Out_reg ( .CLK(N117), .D(N110), .Q(R]2Out) );

LATCHX1 R]2Out_reg ( .CLK(N117), .D(N110), .Q(R]2Out) );

LATCHX1 R]2Out_reg ( .CLK(N117), .D(N1112), .Q(R]4Out) );

LATCHX1 R]4Out_reg ( .CLK(N117), .D(N112), .Q(R]4Out) );

LATCHX1 R]1Out_reg ( .CLK(N117), .D(n106), .Q(R]2Out) );

LATCHX1 R]2Out_reg ( .CLK(N117), .D(n106), .Q(R]2Out) );

DFFX1 \ALUOp_reg[2] ( .D(N123), .CLK(cLk), .Q(A_UOp[2]) );

DFFX1 \ALUOp_reg[3] ( .D(N130), .CLK(cLk), .Q(A_UOp[2]) );

DFFX1 \ALUOp_reg[3] ( .D(N130), .CLK(cLk), .Q(A_UOp[2]) );

LATCHX1 R]3Out_reg ( .CLK(N117), .D(N113), .Q(R]3Out) );

LATCHX1 R]3Out_reg ( .CLK(N117), .D(N113), .Q(R]3Out) );

LATCHX1 R1In_reg ( .CLK(N117), .D(N113), .Q(R]3Out) );

LATCHX1 R14Ureg_reg ( .CLK(N117), .D(N115), .Q(R]3Dut) );

LATCHX1 R14Ureg_reg ( .CLK(N117), .D(N115), .Q(R]3Dut) );

LATCHX1 ALUreg_reg ( .CLK(N117), .D(N116), .Q(R]3Dut) );

LATCHX1 ALUreg_reg ( .CLK(N117), .D(N115), .Q(R]3Dut) );

LATCHX1 ALUreg_reg ( .CLK(N117), .D(N115), .Q(R]3Dut) );

LATCHX1 R150ut_reg ( .CLK(N117), .D(N115), .Q(R]3Dut) );

LATCHX1 R150ut_reg ( .CLK(N117), .D(N115), .Q(R]3Dut) );

LATCHX1 R150ut_reg ( .CLK(N117), .D(N116), .Q(R]3Dut) );

NOR2X0 U112 ( .IN(1135), .IN(1126), .Q(N1111) );

NOR2X0 U113 ( .I
                                                                                                                                                                    OA22X1 U136 ( .IN1(n143), .IN2(n123), .IN3(n126), .IN4(n125), .Q(n142) );
                                                                                                                                                                   NOR3X0 U137 ( .IN1(n123), .IN2(opcode[3]), .IN3(n124), .QN(N123) );
INVX0 U138 ( .IN(n143), .QN(n124) );
INVX0 U139 ( .IN(opcode[1]), .QN(n125) );
                                                                                                                                                                    INVX0 U140
                                                                                                                                                                                                            .IN(opcode[0]), .QN(n126));
                                                                                                                                                                    INVX0 U141 (
                                                                                                                                                                                                            .IN(opcode[2]), .QN(n123));
                                                                                                                                                                    NAND2X0 U142 ( .IN1(n152), .IN2(n63), .QN(n135) );
                                                                                                                                                                   NAND3X0 U143 ( .IN1(n156), .IN2(n155), .IN3(n65), .QN(n136) );
AO21X1 U144 ( .IN1(n63), .IN2(n154), .IN3(n127), .Q(next_state[1]) );
NOR4X0 U145 ( .IN1(p2[3]), .IN2(p2[2]), .IN3(p2[5]), .IN4(p2[4]), .QN(n150)
                                                                                                                                                                   NOR4X0 U146 ( .IN1(p1[3]), .IN2(p1[2]), .IN3(p1[5]), .IN4(p1[4]), .QN(n151)
                                                                                                                                                                    NAND3X0 U147 ( .IN1(n154), .IN2(n155), .IN3(n63), .QN(n138) );
                                                                                                                                                                    OA21X1 U148 ( .IN1(p1[0]), .IN2(p1[1]), .IN3(n151), .Q(n145) );
                                                                                                                                                                    NAND2X0 U149 ( .IN1(p1[1]), .IN2(n151), .QN(n146) );
                                                                                                                                                                    NAND3X0 U150 ( .IN1(n151), .IN2(n119), .IN3(p1[0]), .QN(n147) );
                                                                                                                                                                   INVX0 U151 ( .IN(p1[1]), .QN(n119) );
NAND3X0 U152 ( .IN1(n127), .IN2(n150), .IN3(p2[1]), .QN(n149) );
                                                                                                                                                                                                               .IN1(n65), .IN2(n135), .QN(n27));
.IN1(n148), .IN2(n121), .IN3(n127), .Q
.IN1(p2[1]), .IN2(p2[0]), .QN(n148));
                                                                                                                                                                    NOR2X0 U153 (
                                                                                                                                                                    0A21X1 U154
                                                                                                                                                                                                                                                                                                                                .Q(N112));
                                                                                                                                                                    NOR2X0 U155
                                                                                                                                                                    NOR4X0 U156
                                                                                                                                                                                                               .IN1(p2[1]), .IN2(n121), .IN3(n136), .IN4(n122),
                                                                                                                                                                                                                                                                                                                                                                       .QN(N109) );
                                                                                                                                                                                                               .IN1(n138), .IN2(p1[0]), .IN3(n146), .QN(N106));
.IN1(n146), .IN2(p1[0]), .IN3(n144), .QN(N114));
.IN1(p2[0]), .IN2(n149), .QN(N110));
                                                                                                                                                                    NOR3X0 U157
                                                                                                                                                                    NOR3X0 U158
                                                                                                                                                                   NOR2X0 U159
                                                                                                                                                                                                           .IN(reset), .QN(n118));
.IN(p2[0]), .QN(n122));
                                                                                                                                                                    INVX0 U160 (
                                                                                                                                                                    INVX0 U161
                                                                                                                                                                    INVX0 U162 ( .IN(p1[0]), .QN(n120) );
                                                                                                                                                             endmodule
```

- Immediate FSM

```
module Immediate_FSM ( clk, reset, start, PCinc, Ri10ut, Ri20ut, Ri30ut,
   Ri4Out, ALUreg1, data_out, ALUreg2, ALUreg0, Ri1In, Ri2In, Ri3In, Ri4In, ALUtri, finish, p1, p2, opcode, ALUop ); output [15:0] data_out;
    input [5:0] p1;
    input [5:0] p2;
    input [3:0] opcode;
    output [2:0] ALUop;
    input clk, reset, start;
    output PCinc, Ri10ut, Ri20ut, Ri30ut, Ri40ut, ALUreg1, ALUreg2, ALUreg0,
                 Rilln, Ri2ln, Ri3ln, Ri4ln, ALUtri, finish;
data_en, N104, N105, N106, N107, N108, N109, N110, N111, N112, N118,
                N125, N134, n92, n93, n94, n96, n97, n98, n141, n142, n143, n144, n145, n146, n147, n148, n149, n152, n153, n154, n155, n156, n157, n158, n159, n160, n161, n162, n163, n164, n165, n166, n167, n168;
                 [2:0] next_state;
   wire
               [15:0] data_out;
   tri
    TNBUFFHX1 \data out tri[0]
                                                       ( .IN(p2[0]), .ENB(data_en), .Q(data_out[0]) );
    TNBUFFHX1 \data_out_tri[1]
TNBUFFHX1 \data_out_tri[2]
                                                        ( .IN(p2[1]), .ENB(data_en), .Q(data_out[1]) );
                                                        ( .IN(p2[2]), .ENB(data_en), .Q(data_out[2]) );
                                                       ( .IN(p2[3]), .ENB(data_en), .Q(data_out[3]) );
( .IN(p2[4]), .ENB(data_en), .Q(data_out[4]) );
                      \data out tri[3]
\data out tri[4]
    TNBUFFHX1
    TNBUFFHX1
                                                        (.IN(p2[5]), .ENB(data_en), .Q(data_out[5]));
(.IN(1'b0), .ENB(data_en), .Q(data_out[6]));
    TNBUFFHX1
                     \data out tri[5]
\data out tri[6]
    TNBUFFHX1
                                                       (.IN(1'b0), .ENB(data_en), .Q(data_out[7]));
(.IN(1'b0), .ENB(data_en), .Q(data_out[8]));
    TNBUFFHX1 \data_out_tri[7]
TNBUFFHX1 \data_out_tri[8]
    TNBUFFHX1
                                                       ( .IN(1'b0), .ENB(data_en), .Q(data_out[9]) );
( .IN(1'b0), .ENB(data_en), .Q(data_out[10]) );
                     \data out tri[9]
\data out tri[10]
    TNBUFFHX1
                                                            .IN(1'b0), .ENB(data_en), .Q(data_out[11]) );
    TNBUFFHX1 \data_out_tri[11]
    TNBUFFHX1 \data_out_tri[12]
                                                          ( .IN(1'b0), .ENB(data_en), .Q(data_out[12]) );
                                                            .IN(1'b0), .ENB(data_en), .Q(data_out[13]) );
    TNBUFFHX1 \data_out_tri[13]
TNBUFFHX1 \data_out_tri[14]
                                                            .IN(1'b0), .ENB(data_en), .Q(data_out[14]) );
    TNBUFFHX1 \data_out_tri[15] ( .IN(1'b0), .ENB(data_en), .Q(data_out[15]) );
LATCHX1 data_en_reg ( .CLK(N112), .D(n94), .Q(data_en) );
    DFFARX1 \current_state_reg[1] ( .D(next_state[1]), .CLK(clk), .RSTB(n141),
               .Q(n96), .QN(n167));
    DFFARX1 \current_state_reg[2]
                                                           ( .D(next_state[2]), .CLK(clk), .RSTB(n141),
               .Q(n98), .QN(n168));
    DFFARX1 \current_state_reg[0] ( D(next_state[0]), CLK(clk), RSTB(n141),
               .Q(n97));
   .Q(n97) );
LATCHX1 ALUreg2_reg ( .CLK(N112), .D(n94), .Q(ALUreg2) );
LATCHX1 ALUreg0_reg ( .CLK(N112), .D(n148), .Q(ALUreg0) );
LATCHX1 Ri3In_reg ( .CLK(N112), .D(N110), .Q(Ri3In) );
LATCHX1 Ri2In_reg ( .CLK(N112), .D(N109), .Q(Ri2In) );
LATCHX1 Ri1In_reg ( .CLK(N112), .D(N108), .Q(Ri1In) );
LATCHX1 Ri4In_reg ( .CLK(N112), .D(N111), .Q(Ri4In) );
LATCHX1 ALUtri_reg ( .CLK(N112), .D(n93), .Q(ALUtri) );
LATCHX1 finish_reg ( .CLK(N112), .D(n92), .Q(finish) );
                                                                                                                     NAND2X0 U104 ( .IN1(n146), .IN2(n147), .QN(n161) );
                                                                                                                     NOR2X0 U105 ( .IN1(n167), .IN2(n168), .QN(n155) );
NAND2X0 U106 ( .IN1(n152), .IN2(n153), .QN(next_state[2]) );
NOR2X0 U107 ( .IN1(n148), .IN2(n93), .QN(n162) );
                                                                                                                     NOR2X0 U108 ( .IN1(n162), .IN2(n163), .QN(N111)
                                                                                                                     NOR2X0 U109 ( .IN1(n162), .IN2(n165), .QN(N108) );
                                                                                                                     NOR2X0 U110 ( .IN1(n163), .IN2(n156), .QN(N107) );
NOR2X0 U111 ( .IN1(n165), .IN2(n156), .QN(N104) );
    LATCHX1 finish_reg ( .CLK(N112), .D(n92), .Q(finish) );
   LATCHX1 Pcinc reg ( .CLK(N112), .D(n149), .Q(Pcinc) );

LATCHX1 Ri10ut_reg ( .CLK(N112), .D(N104), .Q(Ri10ut) );

LATCHX1 Ri20ut_reg ( .CLK(N112), .D(N105), .Q(Ri20ut) );
                                                                                                                     NOR3X0 U112 ( .IN1(n156), .IN2(n164), .IN3(n143), .QN(N106) );
                                                                                                                     NOR3X0 U113 ( .IN1(n143), .IN2(n162), .IN3(n164), .QN(N110) );
INVX0 U114 ( .IN(n156), .QN(n149) );
INVX0 U115 ( .IN(n152), .QN(n148) );
   LATCHX1 Ri30ut_reg ( .CLK(N112), .D(N106), .Q(Ri30ut) );

LATCHX1 Ri40ut_reg ( .CLK(N112), .D(N107), .Q(Ri40ut) );

LATCHX1 ALUreg1_reg ( .CLK(N112), .D(n149), .Q(ALUreg1)
                                                                                                                     AND3X1 U116 ( .IN1(opcode[2]), .IN2(n144), .IN3(n161), .Q(N118) ); INVX0 U117 ( .IN(opcode[3]), .QN(n144) );
   LATCHX1 ALUreg1_reg ( .CLK(N112), .D(n149), .Q(ALUreg1) );
DFFX1 \ALUop_reg[2] ( .D(N118), .CLK(clk), .Q(ALUop[2]) );
DFFX1 \ALUop_reg[1] ( .D(N125), .CLK(clk), .Q(ALUop[1]) );
DFFX1 \ALUop_reg[0] ( .D(N134), .CLK(clk), .Q(ALUop[0]) );
                                                                                                                     NOR2X0 U118 ( .IN1(n157), .IN2(n158), .QN(N134) );
                                                                                                                     XOR2X1 U119 ( .IN1(opcode[3]), .IN2(opcode[0]), .Q(n158) );
XOR2X1 U120 ( .IN1(n147), .IN2(n159), .Q(n157) );
NAND2X0 U121 ( .IN1(n145), .IN2(n146), .QN(n159) );
                                                                                                                     NOR2X0 U122 ( .IN1(opcode[3]), .IN2(n160), .QN(N125) );
QA2ZX1 U123 ( .IN1(n161), .IN2(n145), .IN3(n147), .IN4(n146), .Q(n160) );
                                                                                                                     NOR3X0 U124 ( .IN1(n154), .IN2(n97), .IN3(n155), .QN(next_state[0]));
NOR3X0 U125 ( .IN1(n96), .IN2(start), .IN3(n98), .QN(n154));
INVX0 U126 ( .IN(opcode[1]), .QN(n146));
                                                                                                                     INVX0 U127 ( .IN(opcode[0]), .QN(n147) );
                                                                                                                     INVX0 U128 ( .IN(opcode[2]), .QN(n145) );
                                                                                                                    INVX0 U128 (.IN(opcode[2]), .QN(n145));
NAND2X0 U129 (.IN1(n98), .IN2(n167), .QN(n153));
NAND3X0 U130 (.IN1(n96), .IN2(n168), .IN3(n97), .QN(n152));
A021X1 U131 (.IN1(n97), .IN2(n167), .IN3(n94), .Q(next_state[1]));
NOR3X0 U132 (.IN1(n97), .IN2(n98), .IN3(n167), .QN(n94));
NAND2X1 U133 (.IN1(n155), .IN2(n97), .QN(N112));
NOR4X0 U134 (.IN1(p1[3]), .IN2(p1[2]), .IN3(p1[5]), .IN4(p1[4]), .QN(n166)
                                                                                                                     NAND3X0 U135 ( .IN1(n167), .IN2(n168), .IN3(n97),
                                                                                                                     OA21X1 U136 ( .IN1(p1[0]), .IN2(p1[1]), .IN3(n166), .Q(n163));
NOR2X0 U137 ( .IN1(n153), .IN2(n97), .QN(n93));
NANDZX0 U138 ( .IN1(p1[1]), .IN2(n166), .QN(n164));
                                                                                                                     NAND3X0 U139 ( .INI(n166), .IN2(n142), .IN3(p1[0]), .QN(n165));
INVX0 U140 ( .IN(p1[1]), .QN(n142));
ISOLANDX1 U141 ( .D(n97), .ISO(n153), .Q(n92));
NOR3X0 U142 ( .IN1(n156), .IN2(p1[0]), .IN3(n164), .QN(N105));
                                                                                                                     NOR3X0 U143 ( .IN1(n164), .IN2(p1[0]), .IN3(n162), .QN(N109) );
INVX0 U144 ( .IN(reset), .QN(n141) );
INVX0 U145 ( .IN(p1[0]), .QN(n143) );
                                                                                                                  endmodule
```

- Move FSM

```
module move_FSM ( clk, reset, start, PCinc, Rj10ut, Rj20ut, Rj30ut, Rj40ut,
         Rilln, Rilln, Rilln, Rilln, p1, p2, finish);
  input [5:0] p1;
  input [5:0] p2;
  input clk, reset, start;
  output PCinc, Rj10ut, Rj20ut, Rj30ut, Rj40ut, Ri1In, Ri2In, Ri3In, Ri4In,
          N57, N58, N59, N60, N61, N62, N63, N64, n32, n57, n58, n59, n60, n61,
  wire
          n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72;
  wire
          [1:0] next_state;
  DFFARX1 \current_state_reg[1] ( .D(next_state[1]), .CLK(clk), .RSTB(n57),
         .Q(n71) );
  DFFARX1 \current_state_reg[0] ( .D(next_state[0]), .CLK(clk), .RSTB(n57),
         .QN(n32));
  LATCHX1 PCinc_reg ( .CLK(1'b1), .D(n72), .Q(PCinc) );
LATCHX1 Rj2Out_reg ( .CLK(1'b1), .D(N58), .Q(Rj2Out) );
  LATCHX1 Ri2In_reg ( .CLK(1'b1), .D(N62), .Q(Ri2In) );

LATCHX1 Ri4In_reg ( .CLK(1'b1), .D(N64), .Q(Ri4In) );

LATCHX1 Rj4Out_reg ( .CLK(1'b1), .D(N60), .Q(Rj4Out) );
  LATCHX1 Ri1In_reg ( .CLK(1'b1), .D(N61), .Q(Ri1In) );
  LATCHX1 Rj10ut_reg ( .CLK(1'b1), .D(N57), .Q(Rj10ut) );
  LATCHX1 finish_reg ( .CLK(1'b1), .D(n62), .Q(finish) );
  LATCHX1 Rj30ut_reg ( .CLK(1'b1), .D(N59), .Q(Rj30ut) );
  LATCHX1 Ri3In_reg ( .CLK(1'b1), .D(N63), .Q(Ri3In) );
  NOR2X0 U58 ( .IN1(n66), .IN2(n59), .QN(N63) );
  NOR2X0 U59 ( .IN1(n69), .IN2(n61), .QN(N59) );
  INVX0 U60 ( .IN(n70), .QN(n60) );
  INVX0 U61 ( .IN(n67), .QN(n58) );
 INVX0 U62 ( .IN(n72), .QN(n63));
INVX0 U63 ( .IN(n64), .QN(n62));
NAND2X0 U64 ( .IN1(n64), .IN2(n63), .QN(next_state[1]));
  NOR4X0 U65 ( .IN1(p1[3]), .IN2(p1[2]), .IN3(p1[5]), .IN4(p1[4]), .QN(n67) );
  NOR4X0 U66 ( .IN1(p2[3]), .IN2(p2[2]), .IN3(p2[5]), .IN4(p2[4]), .QN(n70) );
  NAND3X0 U67 ( .IN1(n72), .IN2(n67), .IN3(p1[1]), .QN(n66) );
  NAND3X0 U68 ( .IN1(n70), .IN2(n72), .IN3(p2[1]), .QN(n69) );
  OA21X1 U69 ( .IN1(n68), .IN2(n60), .IN3(n72), .Q(N60) );
  NOR2X0 U70 ( .IN1(p2[1]), .IN2(p2[0]), .QN(n68) );
  OA21X1 U71 ( .IN1(n65), .IN2(n58), .IN3(n72), .Q(N64) );
  NOR2X0 U72 ( .IN1(p1[1]), .IN2(p1[0]), .QN(n65) );
  NOR4X0 U73 ( .IN1(p1[1]), .IN2(n58), .IN3(n63), .IN4(n59), .QN(N61) );
 NOR4X0 U74 ( .IN1(p2[1]), .IN2(n63), .IN3(n60), .IN4(n61), .QN(N57) );
NOR2X0 U75 ( .IN1(p1[0]), .IN2(n66), .QN(N62) );
NOR2X0 U76 ( .IN1(p2[0]), .IN2(n69), .QN(N58) );
  A021X1 U77 ( .IN1(start), .IN2(n32), .IN3(n62), .Q(next_state[0]) );
  INVX0 U78 ( .IN(p2[0]), .QN(n61) );
  INVX0 U79 ( .IN(p1[0]), .QN(n59) );
  NOR2X0 U80 ( .IN1(n71), .IN2(n32), .QN(n72) );
  NAND2X0 U81 ( .IN1(n71), .IN2(n32), .QN(n64) );
  INVX0 U82 ( .IN(reset), .QN(n57) );
endmodule
```

- MoveImm FSM

```
module moveImm_FSM ( clk, reset, start, PCinc, data_out, Ri1In, Ri2In, Ri3In,
  Ri4In, p1, p2, finish ); output [15:0] data_out;
  input [5:0] p1;
  input [5:0] p2;
  input clk, reset, start;
  output PCinc, Rilln, Rilln, Rilln, Rilln, Rilln, finish;
           dataTri, N59, N60, N61, N62, n65, n80, n81, n82, n83, n84, n86, n87,
           n88, n89, n90, n91, n92;
  wire
            [1:0] next_state;
          [15:0] data_out;
  tri
                                       ( .IN(p2[0]), .ENB(<u>dataTri</u>), .Q(data_out[0]) );
  TNBUFFHX1 \data_out_tri[0]
  TNBUFFHX1 \data_out_tri[1]
TNBUFFHX1 \data_out_tri[2]
                                         .IN(p2[1]), .ENB(dataTri), .Q(data_out[1]) );
.IN(p2[2]), .ENB(dataTri), .Q(data_out[2]) );
  TNBUFFHX1 \data_out_tri[3]
                                         .IN(p2[3]), .ENB(dataTri), .Q(data_out[3]));
                                         .IN(p2[4]), .ENB(dataTri), .Q(data_out[4]) );
.IN(p2[5]), .ENB(dataTri), .Q(data_out[5]) );
  TNBUFFHX1 \data_out_tri[4]
  TNBUFFHX1 \data_out_tri[5]
TNBUFFHX1 \data_out_tri[6]
                                         .IN(1'b0), .ENB(dataTri), .Q(data_out[6]) );
                                         .IN(1'b0), .ENB(dataTri), .Q(data_out[7]) );
  TNBUFFHX1 \data_out_tri[7]
                                       ( .IN(1'b0), .ENB(dataTri), .Q(data_out[8]) );
( .IN(1'b0), .ENB(dataTri), .Q(data_out[9]) );
  TNBUFFHX1 \data_out_tri[8]
  TNBUFFHX1 \data_out_tri[9]
  TNBUFFHX1 \data_out_tri[10]
                                        ( .IN(1'b0), .ENB(dataTri), .Q(data_out[10]) );
                                          .IN(1'b0), .ENB(dataTri), .Q(data_out[11]) );
  TNBUFFHX1 \data_out_tri[11]
                                        ( .IN(1'b0), .ENB(dataTri), .Q(data_out[12]) );
( .IN(1'b0), .ENB(dataTri), .Q(data_out[13]) );
  TNBUFFHX1 \data_out_tri[12]
  TNBUFFHX1 \data_out_tri[13]
  TNBUFFHX1 \data_out_tri[14]
                                        ( .IN(1'b0), .ENB(dataTri), .Q(data_out[14]) );
  TNBUFFHX1 \data_out_tri[15]
                                          .IN(1'b0), .ENB(dataTri), .Q(data_out[15]) );
                                          ( .D(next_state[0]), .CLK(clk), .RSTB(n80),
  DFFARX1 \current_state_reg[0]
          .Q(n65), .QN(n92);
  DFFARX1 \current_state_reg[1] ( .D(next_state[1]), .CLK(clk), .RSTB(n80),
          .Q(n90));
  LATCHX1 dataTri_reg ( .CLK(1'b1), .D(n91), .Q(dataTri) );
  LATCHX1 PCinc reg ( .CLK(1'b1), .D(n91), .Q(PCinc) );
  LATCHX1 Ri2In_reg ( .CLK(1'b1), .D(N60), .Q(Ri2In) );
  LATCHX1 Ri2In_reg ( .CLK(1'b1), .D(N62), .Q(Ri4In) );
LATCHX1 Ri4In_reg ( .CLK(1'b1), .D(N59), .Q(Ri4In) );
LATCHX1 Ri1In_reg ( .CLK(1'b1), .D(N59), .Q(Ri1In) );
LATCHX1 Rinsh_reg ( .CLK(183), .D(N84), .Q(finish) );
  LATCHX1 Ri3In_reg ( .CLK(1'b1), .D(N61), .Q(Ri3In) );
  NOR2X0 U51 ( .IN1(n88), .IN2(n82), .QN(N61) );
  INVX0 U52 ( .IN(n89), .QN(n81) );
INVX0 U53 ( .IN(n91), .QN(n83) );
  NAND2X0 U54 ( .IN1(n86), .IN2(n83), .QN(next_state[1]) );
  INVX0 U55 ( .IN(n86), .QN(n84) );
NOR2X0 U56 ( .IN1(n92), .IN2(n90), .QN(n91) );
  NOR4X0 U57 ( .IN1(p1[3]), .IN2(p1[2]), .IN3(p1[5]), .IN4(p1[4]), .QN(n89) );
  NAND3X0 U58 ( .IN1(n89), .IN2(n91), .IN3(p1[1]), .QN(n88) );

OA21X1 U59 ( .IN1(n87), .IN2(n81), .IN3(n91), .Q(N62) );

NOR2X0 U60 ( .IN1(p1[1]), .IN2(p1[0]), .QN(n87) );
  NOR4X0 U61
                ( .IN1(p1[1]), .IN2(n83), .IN3(n81), .IN4(n82), .QN(N59) );
  NOR2X0 U62 ( .IN1(p1[0]), .IN2(n88), .QN(N60) );
AO21X1 U63 ( .IN1(start), .IN2(n92), .IN3(n84), .Q(next_state[0]) );
  INVX0 U64 ( .IN(p1[0]), .QN(n82) );
  NAND2X0 U65 ( .IN1(n90), .IN2(n92), .QN(n86) );
  INVX0 U66 ( .IN(reset), .QN(n80) );
endmodule
```

- Store FSM

```
module Store_FSM ( clk, reset, start, MFC, PCinc, Ri10ut, Ri20ut, Ri30ut,
           Ri4Out, MARin, MDRwrite, memEn, memOp, MDRout, Rj1Out, Rj2Out, Rj3Out,
           Rj40ut, p1, p2, finish );
  input [5:0] p1;
  input [5:0] p2;
  input clk, reset, start, MFC;
  output PCinc, Ri10ut, Ri20ut, Ri30ut, Ri40ut, MARin, MDRwrite, memEn, memOp,
            MDRout, Rj10ut, Rj20ut, Rj30ut, Rj40ut, finish;
  wire
            N83, N84, N85, N86, N87, N88, N89, N90, N91, n39, n40, n45, n46, n47,
            n80, n81, n82, n83, n84, n85, n87, n90, n91, n92, n93, n94, n95, n96,
            n97, n98, n99, n100, n101, n102, n103;
  wire
             [2:0] next_state;
  assign memOp = 1'b0;
  assign MDRout = 1'b0;
  DFFARX1 \current_state_reg[0] ( .D(next_state[0]), .CLK(clk), .RSTB(n80),
           .Q(n101), .QN(n4\overline{7})
  DFFARX1 \current_state_reg[2] ( .D(next_state[2]), .CLK(clk), .RSTB(n80),
           .Q(n103), .QN(n45) );
  DFFARX1 \current_state_reg[1] ( .D(next_state[1]), .CLK(clk), .RSTB(n80),
           .Q(n102), .QN(n4\overline{6}) );
  LATCHX1 Ri10ut_reg ( .CLK(N91), .D(N83), .Q(Ri10ut) );
LATCHX1 Ri20ut_reg ( .CLK(N91), .D(N84), .Q(Ri20ut) );
  LATCHX1 Rj10ut_reg ( .CLK(N91), .D(N87), .Q(Rj10ut) );
  LATCHX1 Ri4Out_reg ( .CLK(N91), .D(N86), .Q(Ri4Out) );
  LATCHX1 Rj2Out_reg ( .CLK(N91), .D(N88), .Q(Rj2Out) );
LATCHX1 Rj4Out_reg ( .CLK(N91), .D(N90), .Q(Rj4Out) );
  LATCHX1 finish_reg ( .CLK(N91), .D(n39), .Q(finish) );
  LATCHX1 memEn reg ( .CLK(N91), .D(n40), .Q(memEn) );

LATCHX1 Ri3Out_reg ( .CLK(N91), .D(N85), .Q(Ri3Out) );

LATCHX1 Rj3Out_reg ( .CLK(N91), .D(N89), .Q(Rj3Out) );

LATCHX1 PCinc_reg ( .CLK(N91), .D(n85), .Q(PCinc) );
  LATCHX1 MARin_reg ( .CLK(N91), .D(n85), .Q(MARin) );
  LATCHX1 MDRwrite_reg ( .CLK(N91), .D(n87), .Q(MDRwrite) );
  NOR2X0 U76 ( .IN1(n90), .IN2(n101), .QN(n40) );
INVX0 U77 ( .IN(n100), .QN(n87) );
  NAND3X1 U78 ( .IN1(n102), .IN2(n101), .IN3(n103), .QN(N91) );
NOR2X0 U79 ( .IN1(n94), .IN2(n84), .QN(N89) );
NOR2X0 U80 ( .IN1(n98), .IN2(n82), .QN(N85) );
  INVX0 U81 ( .IN(n95), .QN(n83) );
  INVX0 U82 ( .IN(n99), .QN(n81) );
  INVX0 U83 ( .IN(n96), .QN(n85) );
  A0221X1 U84 ( .IN1(n92), .IN2(start), .IN3(MFC), .IN4(n40), .IN5(n87), .Q(
           next_state[0]) );
  NOR2X0 U85 ( .IN1(n103), .IN2(n101), .QN(n92) );
  NAND2X0 U86 ( .IN1(n46), .IN2(n103), .QN(n90) );
NAND3X0 U87 ( .IN1(n45), .IN2(n102), .IN3(n47), .QN(n100) );
A021X1 U88 ( .IN1(n46), .IN2(n101), .IN3(n87), .Q(next_state[1]) );
  NAND2X0 U89 ( .IN1(n90), .IN2(n91), .QN(next_state[2]) );
  NAND3X0 U90 ( .IN1(n102), .IN2(n101), .IN3(n45), .QN(n91));

NOR4X0 U91 ( .IN1(p2[3]), .IN2(p2[2]), .IN3(p2[5]), .IN4(p2[4]), .QN(n95));

NOR4X0 U92 ( .IN1(p1[3]), .IN2(p1[2]), .IN3(p1[5]), .IN4(p1[4]), .QN(n99));

NAND3X0 U93 ( .IN1(n45), .IN2(n101), .IN3(n2[1]), .QN(n96));
  NAND3X0 U94 ( .IN1(n85), .IN2(n95), .IN3(p2[1]), .QN(n94) );
NAND3X0 U95 ( .IN1(n87), .IN2(n99), .IN3(p1[1]), .QN(n98) );
NOR2X0 U96 ( .IN1(n47), .IN2(n90), .QN(n39) );
  OA21X1 U97 ( .IN1(n93), .IN2(n83), .IN3(n85), .Q(N90) );
NOR2X0 U98 ( .IN1(p2[1]), .IN2(p2[0]), .QN(n93) );
  OA21X1 U99 ( .IN1(n97), .IN2(n81), .IN3(n87), .Q(N86) );
NOR2X0 U100 ( .IN1(p1[1]), .IN2(p1[0]), .QN(n97) );
  NOR4X0 U101 ( .IN1(p2[1]), .IN2(n83), .IN3(n96), .IN4(n84), .QN(N87) );
  NOR4X0 U102 ( .IN1(p1[1]), .IN2(n81), .IN3(n100), .IN4(n82), .QN(N83) );
  NOR2X0 U103 ( .IN1(p2[0]), .IN2(n94), .QN(N88) );
NOR2X0 U104 ( .IN1(p1[0]), .IN2(n98), .QN(N84) );
  INVX0 U105 ( IN(reset), QN(n80) );
  INVX0 U106 ( .IN(p2[0]), .QN(n84) );
  INVX0 U107 ( .IN(p1[0]), .QN(n82) );
endmodule
```

- Load FSM

```
module Load_FSM ( clk, reset, start, MFC, PCinc, Ri10ut, Ri20ut, Ri30ut,
          Ri4Out, MARin, MDRread, memEn, memOp, MDRout, Rj1In, Rj2In, Rj3In,
          Rj4In, p1, p2, finish );
  input [5:0] p1;
  input [5:0] p2;
  input clk, reset, start, MFC;
  output PCinc, Rilout, Rilout, Rilout, Rilout, MARin, MDRread, memEn, memOp,
           MDRout, Rj1In, Rj2In, Rj3In, Rj4In, finish;
  wire
           N83, N84, N85, N86, N87, N88, N89, N90, N91, N92, n37, n38, n42, n44,
           n78, n79, n80, n81, n82, n83, n84, n88, n89, n90, n91, n92, n93, n94,
           n95, n96, n97, n98, n99, n100;
  wire
           [2:0] next_state;
  DFFARX1 \current_state_reg[1] ( .D(next_state[1]), .CLK(clk), .RSTB(n78),
          .Q(n97), .QN(n98));
                                        ( .D(next_state[2]), .CLK(clk), .RSTB(n78),
  DFFARX1 \current_state_reg[2]
          .Q(n99), .QN(n42);
  DFFARX1 \current_state_reg[0]
                                        ( .D(next_state[0]), .CLK(clk), .RSTB(n78),
          .Q(n100), .QN(n44);
  LATCHX1 Ri2Out_reg ( .CLK(N92), .D(N84), .Q(Ri2Out) );
LATCHX1 Ri3Out_reg ( .CLK(N92), .D(N85), .Q(Ri3Out) );
  LATCHX1 Rj1In_reg ( .CLK(N92), .D(N88), .Q(Rj1In));
LATCHX1 MDRout_reg ( .CLK(N92), .D(n83), .Q(MDRout));
  LATCHX1 memOp_reg ( .CLK(N92), .D(N87), .Q(memOp) );
  LATCHX1 memEn_reg ( .CLK(N92), .D(N87), .Q(memEn) );
  LATCHX1 MDRread reg ( .CLK(N92), .D(n38), .Q(MDRread) );
LATCHX1 Ri40ut_reg ( .CLK(N92), .D(N86), .Q(Ri40ut) );
  LATCHX1 Rj2In_reg ( .CLK(N92), .D(N89), .Q(Rj2In) );
LATCHX1 Rj3In_reg ( .CLK(N92), .D(N90), .Q(Rj3In) );
LATCHX1 Rj4In_reg ( .CLK(N92), .D(N91), .Q(Rj4In) );
  LATCHX1 finish_reg ( .CLK(N92), .D(n37), .Q(finish) );
  LATCHX1 PCinc reg ( .CLK(N92), .D(n84), .Q(PCinc) );
  LATCHX1 MARin_reg ( .CLK(N92), .D(n84), .Q(MARin) );
LATCHX1 Ri10ut_reg ( .CLK(N92), .D(N83), .Q(Ri10ut) );
  NOR2X0 U70 ( .IN1(n98), .IN2(n99), .QN(N87) );
AO21X1 U71 ( .IN1(n99), .IN2(n98), .IN3(n38), .Q(next_state[2]) );
  INVX0 U72 ( .IN(n92), .QN(n83) );
  AND3X1 U73 ( .IN1(n99), .IN2(n98), .IN3(n100), .Q(n37) );
  NOR2X0 U74 ( .IN1(n90), .IN2(n82), .QN(N90) );
  NOR2X0 U75 ( .IN1(n94), .IN2(n80), .QN(N85) );
  INVX0 U76 ( .IN(n95), .QN(n79) );
  INVX0 U77 ( .IN(n91), .QN(n81) );
INVX0 U78 ( .IN(n96), .QN(n84) );
  A021X1 U79 ( .IN1(n44), .IN2(n88), .IN3(n83), .Q(next_state[0]) );
  A022X1 U80 ( .IN1(start), .IN2(n98), .IN3(MFC), .IN4(N87), .Q(n88) );
  A022X1 U81 ( .IN1(n100), .IN2(n98), .IN3(n44), .IN4(N87), .Q(next_state[1])
  NAND3X0 U82 ( .IN1(n99), .IN2(n98), .IN3(n44), .QN(n92) );
ISOLANDX1 U83 ( .D(N87), .ISO(n44), .Q(n38) );
NAND3X1 U84 ( .IN1(n99), .IN2(n100), .IN3(n97), .QN(N92) );
  NOR4X0 U85 ( .IN1(p2[3]), .IN2(p2[2]), .IN3(p2[5]), .IN4(p2[4]), .QN(n91) );
  NOR4X0 U86 ( .IN1(p1[3]), .IN2(p1[2]), .IN3(p1[5]), .IN4(p1[4]), .QN(n95) );
  NAND3X0 U87 ( .IN1(n100), .IN2(n98), .IN3(n42), .QN(n96) );
  NAND3X0 U88 ( .IN1(n83), .IN2(n91), .IN3(p2[1]), .QN(n90) );
  NAND3X0 U89 ( .IN1(n84), .IN2(n95), .IN3(p1[1]), .QN(n94) );
OA21X1 U90 ( .IN1(n89), .IN2(n81), .IN3(n83), .Q(N91) );
  NOR2X0 U91 ( .IN1(p2[1]), .IN2(p2[0]), .QN(n89) );
  OA21X1 U92 ( .IN1(n93), .IN2(n79), .IN3(n84), .Q(N86) );
  NOR2X0 U93 ( .IN1(p1[1]), .IN2(p1[0]), .QN(n93) );
  NOR4X0 U94 ( .IN1(p1[1]), .IN2(n79), .IN3(n96), .IN4(n80), .QN(N83) );
  NOR4X0 U95 ( .IN1(p2[1]), .IN2(n81), .IN3(n92), .IN4(n82), .QN(N88) );
NOR2X0 U96 ( .IN1(p2[0]), .IN2(n90), .QN(N89) );
NOR2X0 U97 ( .IN1(p1[0]), .IN2(n94), .QN(N84) );
  INVX0 U98 ( IN(reset), QN(n78) );
  INVX0 U99 ( .IN(p2[0]), .QN(n82) );
  INVX0 U100 ( .IN(p1[0]), .QN(n80) );
endmodule
```