Zack Fravel

010646947

Lab 1: M 4:10 - 5:55 PM

Lab 4 - Simple Datapath

3/7/16

Introduction


The objective of lab 4 was to finally start to put the pieces we have been building together to form a simple datapath, which is the basis for our simple CPU we wish to implement. To do this, we will use the previous ALU and Register file components along with a few more we developed in this lab and others given to us. This was a two part lab, the first part allowing for ADD, ADDi, SUB, SUBi, AND, and OR operations to be performed. In the second part, we added functionality for LW and SW (load word and store word) operations. We were given a test bench and memory file to test our final design.

Approach

Since this was a two week lab, we had two main objectives to complete by the end. The first part was to add our control and sign extend units to allow the first six instruction sets to be able to be implemented. These are our basic arithmetic instructions, along with their immediate counterparts, as well as AND and OR logical. The sign extend unit allows the datapath to take in a four-bit signed number (instruction bits 3:0 or "offset") and "extend" it into a sixteen-bit signed number. For example, "0011" would become "000000000000011" and "1000" would become "111111111111111000." This allows us to ADDi and SUBi. The design for this unit is fairly simple, basically we just took the most significant bit and replicated it twelve times and added it before the rest of the number. The VHDL for my sign_extend design is attached on the back of this report.

Another main part of this lab was adding a control unit to our datapath. The control unit takes in the opcode for our design ISA, which is instruction bits 15:12. This four bit opcode allows the control unit to, as the name implies, control the datapath to math the specified

functionality. Our control unit is comprised of an opcode input and the rest outputs, mostly std_logic and a single std_logic_vector(1 downto 0). These outputs are the control signals for the required mux's in our design, as well as determine the register load, memory read/write, and of course the function of the ALU. Below is a diagram of the datapath which more clearly shows how the control unit works and changes the datapath. The VHDL is attached to the back. The way it works is basically we created case statements for the different opcode possibilities we want to account for and set the output signals to correctly match the datapath with the instruction.



In order to accommodate load word and store word operations, the data memory unit was given to us. The way the data memory works is it takes in memory from a file in the format of a 256 wide array of 8 bit numbers. The memory stores each 16 bit number we have in two different "memory slots" so when we load or store a word we are accessing 2 of the 256 slots, allowing for storage of 128 different 16 bit values. The memory unit also has a mem_dump functionality that dumps the contents of the memory to a file.

Finally, in order to put all this together we had to create a top-level entity named system that is used to connect all of our different units together in the layout shown above using port mapping. The process involved creating signals for all the different outputs that involved in the circuit design so we are able to "wire" them up to each component as necessary. Creating signals for these outputs also allows us to send certain information to multiple units at one time. The system entity has a 16 bit instruction input, as well as clock and reset inputs, and finally the mem_dump input. The VHDL for my system design is attached in the back. Once this was done, we had a fully functional simple datapath that allows for ADD, ADDi, SUB, SUBi, AND, OR, LW, and SW.


Experimentation

The first part of the lab, getting the first six functions to work, was fairly straight forward and didn't require much debugging. The most confusing part of the lab was making sure I had not created any duplicate signals or naming errors in connecting all the units correctly in the system entity. The control unit was also a little tricky to get working initially. The main issue I was running into was visualizing the datapath correctly for LW and SW operations. However, after tracing through each instruction is became clear which signals needed to be set to what. The main thing to get right is which path the mux's are allowing and making sure the ALU is performing immediate addition, because its calculating an address from an immediate value.

Once I worked out all the errors that were giving me false positive results, I was able to run the given test bench and show that the datapath works with the ISA provided as described in the lab.

Results

The test bench given to us initializes the memory to all "1111111" and shows functionality with ADDi, SW, and LW. The test bench adds immediate numbers in registers r3 and r4, stores r3 and r4 in memory slots M[0] and M[4] respectively, does another ADDi to r6, and performs a LW on of r6 to r7 and r0 to r8. Finally, the test bench sets mem_dump to one and prints the memory contents to a file. The input and output memory files are also attached to the back. Below is the simulation waveform results for the test bench.



It can be seen that each time the alu_op signal changes the operation of the datapath changes as well. This is determined by the opcode in the instruction set used by our control unit. Along with each different instruction, if you take a look at the control waveforms you can see the mux and ALU controllers change with each instruction.

Conclusion

The test bench above shows that the simple datapath works as described in the original lab. We have now implemented most of what we need for the ISA, only a few instruction types remain to have a fully functional simple CPU. This lab was useful in showing how we are actually putting all the pieces together and how to create an actual circuit in the design tools. Along with this, the lab also exposed me to the use of case-statements for the control unit, which is very useful for implementing an instruction set.

VHDL

```
entity sign extend is
32
33
        port (
            input : in std logic vector(3 downto 0);
34
            output : out std logic vector (15 downto 0)
35
36
37
    end entity sign extend;
38
39
    architecture Behavioral of sign extend is
40
    begin
41
42
       output <= input(3) & input(3) & input(3) & input(3) &
43
                 input(3) & input(3) & input(3) & input(3) &
44
45
                 input(3) & input(3) & input(3) & input(3) &
46
47
48 end Behavioral;
49
```

```
32 entity system is
33
       port (
34
             reset : in std_logic;
             clock : in std_logic;
35
36
             instruction : in std_logic_vector(15 downto 0);
             mem dump : in std logic := '0'
37
38
          );
39
    end system;
40
    architecture Behavioral of system is
41
42
43
    -- Alu Signals
      signal alu_result : std_logic_vector(15 downto 0);
44
    -- Control Signals
45
       signal aluop : std logic vector(1 downto 0);
46
       signal alusre : std_logic;
47
       signal regload : std_logic;
48
       signal regdest : std logic;
49
50
       signal readmem : std_logic;
       signal writemem : std logic;
51
52
       signal reg_source : std_logic;
    -- Memory Signals
53
       signal mem data out : std logic vector(15 downto 0);
54
    -- Register Signals
55
       signal reg_bdata : std_logic_vector(15 downto 0);
56
57
       signal reg_cdata : std_logic_vector(15 downto 0);
    -- Mux Signals
58
       signal alu_mux_f : std_logic_vector(15 downto 0);
59
        signal mem_mux_f : std_logic_vector(15 downto 0);
60
       signal reg_mux_f : std_logic_vector(3 downto 0);
61
    -- Sign Extend Signals
62
63
       signal SE output : std logic vector(15 downto 0);
```

```
66 begin
 67
    connect_Alu: entity work.Alu_16
       port map (a => reg_bdata,
 69
                  b => alu mux f.
 70
 71
                   sel => aluop,
                   r => alu_result);
 73
 74 connect_register: entity work.reg file
 75
       port map (a_data => mem_mux_f,
 76
                   b_data => reg_bdata,
 77
78
                   c_data => reg_cdata,
                   a addr => instruction(11 downto 8),
                   b_addr => instruction(7 downto 4),
 79
                   c_addr => reg_mux_f,
 80
 81
                  load => regload,
                   clear => reset,
 82
 83
                   clk => clock);
 84
 85 connect datamemory: entity work.memory
       generic map ( INPUT => "data_in.mem"
 86
                      OUTPUT => "data_out.mem")
        port map (clk => clock,
 88
                  read en => readmem,
 89
                   write_en => writemem,
 90
 91
                   addr => alu_result,
                   data_in => reg_cdata,
 92
                  data_out => mem_data_out,
 93
                   mem_dump => mem_dump);
 95
 96 connect alu mux: entity work.mux
97
       port map (w0 => reg_cdata,
 98
                  w1 => SE_output,
 99
                   s => alusrc
                   f => alu mux f);
100
101
    connect_reg_mux: entity work.mux4
102
       port map (w0 => instruction(3 downto 0),
103
                   w1 => instruction(11 downto 8),
104
105
                   s => regdest,
106
                   f => reg_mux_f);
107
    connect_mem_mux: entity work.mux
108
109
       port map (w0 => mem_data_out,
110
                   w1 => alu_result,
111
                   s => reg source.
112
                   f => mem_mux_f);
113
114
    connect_control: entity work.control
       port map (opcode => instruction(15 downto 12),
115
                   alu src => alusrc,
116
117
                   alu_op => aluop,
                   reg_src => reg_source,
118
                  mem_read => readmem,
119
                   mem_write => writeme
120
121
                   reg_load => regload,
                   reg dest => regdest);
122
123
    connect_sign_extend: entity work.sign_extend
124
125
        port map (input => instruction(3 downto 0),
                  output => SE output);
126
127
     end Behavioral;
129
```

```
entity control is
32
33
        port (
              opcode : in std logic vector(3 downto 0);
34
35
              alu src : out std logic;
36
              alu op : out std logic vector(1 downto 0);
                reg src: out std logic;
37
38
                reg dest:out std logic;
                reg load: out std logic;
39
               mem read : out std logic;
40
41
               mem write : out std logic
42
          );
    end entity control;
43
44
45
    architecture Behavioral of control is
```

```
when x"2" =>
alu_op <= "10";
                                                                                                                                                                                                                                                                                                               -- AND ( Rd := Rs and Rt )
62 begin
                   process (opcode) is
 63
                                                                                                                                                                                                                                                                  alu_src <= '0';
 64
                           begin
 65
                                    case opcode is
                                                                                                                                                                                                                                                                  reg_load <= '1';
                                                                                                                                                                                                                                                                  reg_src <='1';
reg_dest <= '0';
                                             when x"0" =>
                                                                                                              -- ADD ( Rd := Rs + Rt )
                                                       alu_op <= "00";
 68
                                                                                                                                                                                                                                                                  mem read <= '0';
 69
                                                        alu src <= '0';
                                                                                                                                                                                                                                                                   mem_write <= '0';
 70
                                                        reg load <= '1';
 71
                                                                                                                                                                                                                                                         when x"3" =>
                                                       reg_src <='1';
                                                                                                                                                                                                                                                                                                               -- OR ( Rd := Rs or Rt )
 72
                                                                                                                                                                                                                                                                  alu_op <= "11";
                                                       reg_dest <= '0';
 73
                                                                                                                                                                                                                                                                  alu_src <= '0';
 74
75
                                                       mem_read <= '0';</pre>
                                                                                                                                                                                                                                                                  reg_load <= '1';
                                                                                                                                                                                                                                                                  reg_rodd ( 'reg_rodd ( 'reg_rodd ( 'reg_rodd ( 'reg_rodd (  reg_rodd (   reg_rodd (  reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (    reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (    reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (    reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (    reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   reg_rodd (   re
                                                       mem_write <= '0';
 76
                                                                                                                                                                                                                                                                   reg_dest <= '0';
 77
                                             when x"4" =>
 78
                                                                                                              -- ADD Imm ( Rd := Rs + SignExt(Imm) )
                                                                                                                                                                                                                                                                  mem_read <= '0';
mem_write <= '0';</pre>
                                                       alu_op <= "00";
 79
                                                        alu_src <= '1';
 80
                                                                                                                                                                                                                                                         when x"8" =>
                                                                                                                                                                                                                                                                                                               -- Load Word ( Rd := M[off + Rs] )
81
                                                                                                                                                                                                                                                                  alu op <= "00";
                                                       reg load <= '1';
82
                                                                                                                                                                                                                                                                   alu_src <= '1';
                                                       reg_src <='1';
83
                                                       reg dest <= '0';
                                                                                                                                                                                                                                                                  reg_load <= '1';
reg_src <= '0';
reg_dest <= '0';
84
85
                                                       mem_read <= '0';</pre>
86
                                                       mem_write <= '0';
87
                                                                                                                                                                                                                                                                  mem_read <= '1';
mem_write <= '0';</pre>
88
                                             when x"1" =>
 89
                                                                                                              -- SUB ( Rd := Rs - Rt )
                                                                                                                                                                                                                                                         when x"C" =>
                                                       alu_op <= "01";
                                                                                                                                                                                                                                                                                                               -- Store Word ( M[off + Rs] := Rd )
90
                                                                                                                                                                                                                                                                  alu_op <= "00";
                                                       alu src <= '0';
 91
                                                                                                                                                                                                                                                                  alu_src <= '1';
92
                                                       reg_load <= '1';
93
                                                                                                                                                                                                                                                                  reg_load <= '0';
reg src <= '0';
                                                       reg_src <='1';
94
                                                       reg_dest <= '0';
                                                                                                                                                                                                                                                                  reg_dest <= '1';
95
96
                                                                                                                                                                                                                                                                  mem_read <= '0';
mem_write <= '1';</pre>
                                                       mem read <= '0':
97
                                                       mem_write <= '0';
98
                                                                                                                                                                                                                                                         when others => alu_op <= "00";
99
                                                                                                                                                                                                                                                                                                               -- Invalid Instruction
                                             when x"5" =>
                                                                                                              -- SUB Imm ( Rd := Rs - SignExt(Imm) )
.00
                                                                                                                                                                                                                                                                   alu_src <= '0';
                                                      alu_op <= "01";
.01
.02
                                                        alu_src <= '1';
                                                                                                                                                                                                                                                                   reg_load <= '0';
                                                                                                                                                                                                                                                                   reg_src <='0';
.03
                                                                                                                                                                                                                                                                   reg_dest <= '0';
                                                       reg_load <= '1';
.04
                                                       reg src <='1';
.05
                                                                                                                                                                                                                                                                  mem_read <= '0';
mem_write <= '0';</pre>
                                                       reg_dest <= '0';
.06
07
                                                       mem read <= '0';
.08
                                                                                                                                                                                                                                                end case:
                                                       mem_write <= '0';
                                                                                                                                                                                                                                      end process;
.09
                                                                                                                                                                                                                                     Behavioral:
10
```

Memory Contents

goes on for 256 lines with "11111111"