

Embedded Systems (CSCE 4114)

Lab 4

Zack Fravel

10/20/16

zpfravel@uark.edu

## Abstract

The purpose of this lab was to design and test a serial bit receiver. UART, or Universal Asynchronous Receiver/Transmitter, is the serial interface we're designing with in mind. This is "asynchronous" because it isn't dependent on a system clock speed but rather an agreed upon baud rate. After following the lab I was successful in designing a VHDL Moore finite state machine that handles receiving a UART signal.

## Introduction

To be able to transmit and receive data asynchronously, there needs to be an agreed upon interface speed, or baud rate. The baud rate is the number of bits per second that a device transmits or receives. Specifically, for our purposes, we want to design a UART receiver that receives data at a baud rate of 115,200 bits/s. This means that for a 50 MHz clock rate, every bit has a duration of 8.68 microseconds or 434 clock cycles. Below is a diagram that shows exactly how the data is sent. The line is kept high ('1') until a START bit is detected and then the 8 bits of data is able to be read until the STOP ('1') 9th bit.

UART Transmission Diagram




Figure 1

It can be seen that the data transmission begins with the least significant bit and ends with the most significant bit. We need to take this into account when we read data into our device. For my design of the receiver I went with a simple finite state machine that detects the start bit, generates a pulse at twice the speed of the baud rate, reads in the data and displays it on the output as well as indicates when a valid bit has been received.

## Design and Implementation

As described previously, I designed a finite state machine that has three unique states. These states are “Waiting,” “ReadByte,” and “DisplayByte.” Below is the state transition diagram for my FSM.

FSM State Diagram




Figure 2

The whole module is broken up into six different processes. Before the processes however, I

initialize some signals that I'll be needing in the design. First is Pulse\_s, which is a signal to be used to generate a pulse every 217 clock cycles. Others are a clock counter (clk\_c), detect\_serial, bitCount, dataTemp, and the dataBuffer along with the current state and next state signals. The first process handles the current state transition. If the reset signal goes high, the current state is set to "Waiting," all other times the current state is set to the next state signal on every clock cycle. The second process handles the next state transition using a case statement on current state. In the "Waiting" state, the counters are reset and the next state is only set to "ReadByte" whenever the detect\_serial signal goes high.

The detect\_serial signal is handled by the third process and sets the signal to 1 whenever the process detects a change in the RX\_SERIAL\_in signal and bitCount is less than 19. Once the second process sets the next state to "ReadByte," on every clock cycle the clk\_c signal starts counting. With a case statement, I set the Pulse\_s signal to go high ('1') every 217 clock cycles, then clk\_c is set back to 0 and bitCount is incremented. All other times Pulse\_s = '0.' The other two processes that are running during the "ReadByte" state create two buffers. One is a temporary buffer that reads in the RX\_SERIAL\_in and appends it to the end along with its previous value. Then, the other process creates a buffer the size of the output (8 bits) and one clock cycle at a time the dataBuffer takes on the value of the dataTemp buffer and right shifts its value over. Once bitCounter exceeds 19, enough to take in 8 bits, detect\_serial is set to '0' and the next state is "DisplayByte;" this state is only one clock cycle long then the machine is back in the "Waiting" state. The final process handles all the outputs based on the current state, "Waiting" and "ReadByte" set RX\_valid = '0' and "DisplayByte" sets the RX\_out to the dataBuffer as well as RX\_valid = '1.' With this design, we have a machine that sets its output

and indicates when its output is valid on one clock cycle, however when it returns to the waiting state the output stays whatever value was read in. All VHDL files are included at the end of the report.

## Results

Once I had my design working as intended I designed a test bench that would suitably show all the functionality of the design. In my testbench I instantiate a 20 ns clock cycle (50 MHz) and create one process. In this process, I wait for 8680 ns, or the length of one bit in the UART baud rate, set reset to '1,' wait 20 ns, and set reset to '0.' I wait for one more bit length, set RX\_in to '0' (START bit) and with nine more “wait for 8680 ns” and setting the RX\_in to a different value each time, I’m able to simulate a whole byte transmission in UART. Then finally I make the circuit wait for 3 bit lengths and connect my entity. The byte I send in to the RX\_in over the whole time is “01100101.” Below is the simulation waveform of my testbench.

Simulation Waveform




Figure 3

It can be seen on the simulation waveform that the circuit works exactly as described.

Once the start bit is detect on the serial input, the counters start spinning up and a pulse is generated every 217 clock cycles. On each odd pulse, the value of RX\_in is read into the dataTemp buffer and subsequently read in and right shifted into the dataBuffer. After 19 pulses, the state is set to “DisplayByte” where the output is set to the dataBuffer and RX\_valid = 1.

Following that, the circuit is set back into the “Waiting” state and the reset signal is asserted after a time. In total, I spend probably at least six hours designing the module.

## Source Code

```
1  -- Zack Fravel
2  -- Lab 4
3
4  library IEEE;
5  use IEEE.STD_LOGIC_1164.ALL;
6  use IEEE.STD_LOGIC_ARITH.ALL;
7  use IEEE.STD_LOGIC_UNSIGNED.ALL;
8
9  entity uart_rx is
10     port (
11         CLK_i           : in  std_logic := '0';           -- 50 MHz clock
12         reset           : in  std_logic := '0';
13         RX_SERIAL_i      : in  std_logic := '0';
14         RX_DATA_o        : out std_logic_vector(7 downto 0);
15         RX_DATA_VALID_o  : out std_logic := '0'
16     );
17 end uart_rx;
18
19 architecture behavioral of uart_rx is
20
21     signal Pulse_s : std_logic := '0';           -- Pulse Signal
22     signal CLK_c   : std_logic_vector(8 downto 0) := "000000000"; -- Clock Counter (9 bits represent up to 512)
23     signal detect_serial : std_logic := '0';
24     signal bitCount : std_logic_vector(4 downto 0) := "00000";
25
26     signal dataTemp : std_logic_vector(1 downto 0);
27     signal dataBuffer : std_logic_vector(7 downto 0);
28
29     type STATE is (Waiting, ReadByte, DisplayByte);
30
31     signal current_state : STATE;
32     signal next_state    : STATE;
33
34     begin
35
36         currentState : process(CLK_i, reset)           -- Current State Logic
37         begin
38             if(reset = '1') then
39                 current_state <= Waiting;
40             elsif(CLK_i'event and CLK_i = '1') then
41                 current_state <= next_state;
42             end if;
43         end process;
44     end;
```

```

45 nextState : process(CLK_i, reset, RX_SERIAL_i)      -- Next State Logic
46 begin
47     case current_state is
48     when Waiting =>
49         CLK_c <= "000000000";
50         bitCount <= "00000";
51
52         if (reset = '1') then
53             next_state <= Waiting;
54         elsif(detect_serial = '1') then
55             next_state <= ReadByte;
56         elsif(detect_serial = '0') then
57             next_state <= Waiting;
58         end if;
59
60     when ReadByte =>
61         if (CLK_i'event and CLK_i = '1') then      -- Generates Pulse every 217 clock cycles on detect
62             Clk_c <= Clk_c + 1;                    -- Count Clock Cycles
63             case CLK_C is
64             when "011011001" => Pulse_s <= '1';
65                                 CLK_c <= "000000000";
66                                 bitCount <= bitCount + 1; -- Increment every 217 clock cycles
67
68             when others      => Pulse_s <= '0';
69             end case;
70         end if;
71
72         if (detect_serial = '0') then
73             next_state <= DisplayByte;
74         end if;
75
76     when DisplayByte => next_state <= Waiting;
77
78     end case;
79 end process;
80
81 bitCounter : process(RX_SERIAL_i, bitCount)
82 begin
83     if (RX_SERIAL_i'event and bitCount < "10011") then
84         detect_serial <= '1';
85     elsif (bitCount = "10011") then                -- Set detect_serial to 0 after 19 pulses (enough for 8 bit
86         detect_serial <= '0';
87     end if;
88 end process;
89
90 createTempBuffer : process(bitCount, CLK_i)
91 begin
92     if (reset = '1') then
93         dataTemp <= "00";
94     elsif(bitCount'event and bitCount(0) = '1') then
95         dataTemp <= dataTemp(0) & RX_SERIAL_i;
96     end if;
97 end process;
98
99 createOutputBuffer : process(dataTemp, CLK_i)
100 begin
101     if (reset = '1') then
102         dataBuffer <= "000000000";
103     elsif(dataTemp'event) then
104         dataBuffer <= dataTemp(1) & dataBuffer(7 downto 1);
105     end if;
106 end process;
107
108 pOut : process(current_state, CLK_i)
109 begin
110     case current_state is
111     when Waiting =>      RX_DATA_VALID_o <= '0';
112
113     when ReadByte =>      RX_DATA_VALID_o <= '0';
114
115     when DisplayByte => RX_DATA_VALID_o <= '1';
116                        RX_DATA_o <= dataBuffer;
117     end case;
118 end process;
119
120 end behavioral;

```



```

1  -- Zack Fravel
2  -- Lab 4
3
4  library IEEE;
5  use IEEE.STD_LOGIC_1164.ALL;
6  use IEEE.STD_LOGIC_ARITH.ALL;
7  use IEEE.STD_LOGIC_UNSIGNED.ALL;
8
9  entity uart_rx_tb is
10 end uart_rx_tb;
11
12 architecture testbench of uart_rx_tb is
13
14     signal Clk          : std_logic := '0';
15     signal reset        : std_logic := '0';
16     signal Serial_in    : std_logic := '1';
17     signal Data_out     : std_logic_vector(7 downto 0);
18     signal Data_valid   : std_logic := '0';
19
20 begin
21
22     Clk <= not Clk after 10 ns;                -- instantiate 50 MHz clk rate (20 ns pe
23
24     tb : process
25     begin
26
27         wait for 8680 ns;
28         reset <= '1';
29         wait for 20 ns;
30         reset <= '0';
31         wait for 8680 ns;
32         Serial_in <= '0';                    -- START (sends 8'h65)
33         wait for 8680 ns;
34         Serial_in <= '1';                    -- 0
35         wait for 8680 ns;
36         Serial_in <= '0';                    -- 1
37         wait for 8680 ns;
38         Serial_in <= '1';                    -- 2
39         wait for 8680 ns;
40         Serial_in <= '0';                    -- 3
41         wait for 8680 ns;
42         Serial_in <= '0';                    -- 4
43         wait for 8680 ns;
44         Serial_in <= '1';                    -- 5
45         wait for 8680 ns;
46         Serial_in <= '1';                    -- 6
47         wait for 8680 ns;
48         Serial_in <= '0';                    -- 7
49         wait for 8680 ns;
50         Serial_in <= '1';                    -- STOP
51
52         wait for 26040 ns;
53
54     end process;
55
56     connect : entity work.uart_rx
57     port map(
58         CLK_i => Clk,
59         reset => reset,
60         RX_SERIAL_i => Serial_in,
61         RX_DATA_o => Data_out,
62         RX_DATA_VALID_o => Data_valid
63     );
64
65 end testbench;

```