Embedded Systems (CSCE 4114)

Lab 4

Zack Fravel

10/20/16


zpfravel@uark.edu

Abstract

The purpose of this lab was to design and test a serial bit receiver. UART, or Universal Asynchronous Receiver/Transmitter, is the serial interface we're designing with in mind. This is "asynchronous" because it isn't dependent on a system clock speed but rather an agreed upon baud rate. After following the lab I was successful in designing a VHDL Moore finite state machine that handles receiving a UART signal.

Introduction

To be able to transmit and receive data asynchronously, there needs to be an agreed upon interface speed, or baud rate. The baud rate is the number of bits per second that a device transmits or receives. Specifically, for our purposes, we want to design a UART receiver that receives data at a baud rate of 115,200 bits/s. This means that for a 50 MHz clock rate, every bit has a duration of 8.68 microseconds or 434 clock cycles. Below is a diagram that shows exactly how the data is sent. The line is kept high ('1') until a START bit is detected and then the 8 bits of data is able to be read until the STOP ('1') 9th bit.



UART Transmission Diagram

Figure 1

It can be seen that the data transmission begins with the least significant bit and ends with the most significant bit. We need to take this into account when we read data into our device. For my design of the receiver I went with a simple finite state machine that detects the start bit, generates a pulse at twice the speed of the baud rate, reads in the data and displays it on the output as well as indicates when a valid bit has been received.

Design and Implementation

As described previously, I designed a finite state machine that has three unique states.

These states are "Waiting," "ReadByte," and "DisplayByte." Below is the state transition diagram for my FSM.

FSM State Diagram




Figure 2

The whole module is broken up into six different processes. Before the processes however, I

initialize some signals that I'll be needing in the design. First is Pulse_s, which is a signal to be used to generate a pulse every 217 clock cycles. Others are a clock counter (clk_c), detect_serial, bitCount, dataTemp, and the dataBuffer along with the current state and next state signals. The first process handles the current state transition. If the reset signal goes high, the current state is set to "Waiting," all other times the current state is set to the next state signal on every clock cycle. The second process handles the next state transition using a case statement on current state. In the "Waiting" state, the counters are reset and the next state is only set to "ReadByte" whenever the detect_serial signal goes high.

The detect_serial signal is handled by the third process and sets the signal to 1 whenever the process detects a change in the RX_SERIAL_in signal and bitCount is less than 19. Once the second process sets the next state to "ReadByte," on every clock cycle the clk_c signal starts counting. With a case statement, I set the Pulse_s signal to go high ('1') every 217 clock cycles, then clk_c is set back to 0 and bitCount is incremented. All other times Pulse_s = '0.' The other two processes that are running during the "ReadByte" state create two buffers. One is a temporary buffer that reads in the RX_SERIAL_in and appends it to the end along with its previous value. Then, the other process creates a buffer the size of the output (8 bits) and one clock cycle at a time the dataBuffer takes on the value of the dataTemp buffer and right shifts its value over. Once bitCounter exceeds 19, enough to take in 8 bits, detect_serial is set to '0' and the next state is "DisplayByte;" this state is only one clock cycle long then the machine is back in the "Waiting" state. The final process handles all the outputs based on the current state, "Waiting" and "ReadByte" set RX_valid = '0' and "DisplayByte" sets the RX_out to the dataBuffer as well as RX_valid = '1.' With this design, we have a machine that sets its output

and indicates when its output is valid on one clock cycle, however when it returns to the waiting state the output stays whatever value was read in. All VHDL files are included at the end of the report.

Results

connect/CLK_

Once I had my design working as intended I designed a test bench that would suitably show all the functionality of the design. In my testbench I instantiate a 20 ns clock cycle (50 MHz) and create one process. In this process, I wait for 8680 ns, or the length of one bit in the UART baud rate, set reset to '1,' wait 20 ns, and set reset to '0.' I wait for one more bit length, set RX_in to '0' (START bit) and with nine more "wait for 8680 ns" and setting the RX_in to a different value each time, I'm able to simulate a whole byte transmission in UART. Then finally I make the circuit wait for 3 bit lengths and connect my entity. The byte I send in to the RX_in over the whole time is "01100101." Below is the simulation waveform of my testbench.

Simulation Waveform

RX_SERIAL_i 8'hXX 8'h65 ct/RX_DATA_o |8'h65 RX DATA V... 9'h000 9'h000 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5'...| 5' 5'h00 2'b01 2'bXX 2'b00 2'b01 2'b10 2'b01 2'b10 2'b00 2'b01 2'b11 2'b10 2'b01 2'b0 8'bXXX... 8'b00000000 ect/dataBuffer 8'b01100101 8'b100... 8'b010... 8'b101... 8'b010... 8'b001... 8'b100... 8'b110... 8'b01100101 8'b0 ReadByte Waiting Waiting current_state ect/next_state Waiting ReadByte Waiting 5000000 ns 50000 ns 100000 ns Cursor 1 130051 ns

Figure 3

It can be seen on the simulation waveform that the circuit works exactly as described. Once the start bit is detect on the serial input, the counters start spinning up and a pulse is generated every 217 clock cycles. On each odd pulse, the value of RX_in is read into the dataTemp buffer and subsequently read in and right shifted into the dataBuffer. After 19 pulses, the state is set to "DisplayByte" where the output is set to the dataBuffer and RX_valid = 1. Following that, the circuit is set back into the "Waiting" state and the reset signal is asserted after a time. In total, I spend probably at least six hours designing the module.

Source Code

```
1 -- Zack Fravel
2 -- Lab 4
library IEEE;
use IEEE.STD_1
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
9 pentity uart_rx is
.0 port (
.1
                     CLK i
                                             : in std logic := '0';
                                                                                -- 50 MHz clock
                                             : in std_logic := '0';
                    reset
                    RX_SERIAL_i
RX_DATA_o
                                             : in std_logic := '0';
: out std_logic_vector(7 downto 0);
                    RX DATA VALID o : out std logic := '0'
           );
  end uart rx;
.9 parchitecture behavioral of uart rx is
            signal Pulse_s : std_logic := '0';
                                                                                          -- Pulse Signal
            signal CLK c : std logic vector(8 downto 0) := "000000000";
                                                                                          -- Clock Counter (9 bits represent up to 512)
23
            signal detect_serial : std_logic := '0';
24
            signal bitCount : std_logic_vector(4 downto 0) := "000000";
2.5
26
            signal dataTemp : std logic vector(1 downto 0);
2.7
            signal dataBuffer : std_logic_vector(7 downto 0);
8.8
9
            type STATE is (Waiting, ReadByte, DisplayByte);
31
            signal current state : STATE;
32
            signal next state : STATE;
3
34 ₽
           begin
35
6
            currentState : process(CLK_i, reset)
                                                                       -- Current State Logic
37
88
                    if(reset = '1') then
39
                             current state <= Waiting;</pre>
10
                     elsif(CLK i'event and CLK i = '1') then
1
                             current_state <= next_state;</pre>
2
            end if;
            end process;
4
```

```
45
            nextState : process(CLK_i, reset, RX_SERIAL_i)
                                                                   -- Next State Logic
46
            begin
47
                    case current state is
48
                            when Waiting =>
                                    CLK c <= "000000000";
50
                                    bitCount <= "00000";
                                    if (reset = '1') then
                                            next_state <= Waiting;</pre>
                                    elsif(detect serial = '1') then
                                            next state <= ReadByte;</pre>
                                    elsif(detect_serial = '0') then
                                            next_state <= Waiting;</pre>
                            when ReadByte =>
                                    if (CLK i'event and CLK i = '1') then
                                                                                    -- Generates Pulse every 217 clock cycles on detect
                                            Clk c \ll Clk c + 1;
                                                                                    -- Count Clock Cycles
                                            case CLK C is
                                            when "011011001" => Pulse_s <= '1';
                                                                CLK c <= "000000000";
                                                                bitCount <= bitCount + 1; -- Incriment every 217 clock cycles</pre>
68
                                                             => Pulse s <= '0';
                                            end case;
                                    end if:
                                    if (detect serial = '0') then
                                            next_state <= DisplayByte;</pre>
                            when DisplayByte => next state <= Waiting;</pre>
78
                    end case;
            end process;
            bitCounter : process(RX SERIAL i, bitCount)
            begin
83
                            if (RX SERIAL i'event and bitCount < "10011") then
                            detect_serial <= '1';
elsif (bitCount = "10011") then</pre>
                                                                            -- Set detect serial to 0 after 19 pulses (enough for 8 bit
                                    detect_serial <= '0';</pre>
                            end if:
            end process;
      89
      90
                     createTempBuffer : process(bitCount, CLK i)
      91
                     begin
      92
                                         if (reset = '1') then
      93
                                                   dataTemp <= "00";</pre>
      94
                                         elsif(bitCount'event and bitCount(0) = '1') then
      95
                                                   dataTemp <= dataTemp(0) & RX SERIAL i;</pre>
      96
                                         end if;
      97
                     end process;
      98
      99
                     createOutputBuffer : process(dataTemp, CLK i)
     100
                     begin
     101
                                         if (reset = '1') then
                                                  dataBuffer <= "00000000";</pre>
     102
     103
                                         elsif (dataTemp'event) then
                                                   dataBuffer <= dataTemp(1) & dataBuffer(7 downto 1);</pre>
     104
     105
                                         end if;
     106
                     end process;
     107
     108
                     pOut : process (current state, CLK i)
     109
                     begin
     110
                               case current state is
     111
                                         when Waiting =>
                                                                 RX DATA VALID o <= '0';
     112
     113
                                         when ReadByte =>
                                                                 RX DATA VALID o <= '0';
     114
     115
                                         when DisplayByte => RX DATA VALID o <= '1';</pre>
     116
                                                                 RX DATA o <= dataBuffer;
     117
                               end case;
     118
                     end process;
     119
     120
           end behavioral;
```

49

51 52

53

54

55

56 57

59 60

61

62

63 64

65

66 67

69

71 72

77

79

80 81

84 85

86 87

88

```
1 ₽-- Zack Fravel
    -- Lab 4
 3 L
 4 library IEEE;
 5 use IEEE.STD_LOGIC_1164.ALL;
 6 use IEEE.STD LOGIC ARITH.ALL;
 7
    use IEEE.STD LOGIC UNSIGNED.ALL;
 9 pentity uart rx tb is
10
    end uart rx tb;
11
12 parchitecture testbench of uart rx tb is
13
14
                                     : std logic := '0';
             signal Clk
15
                                    : std logic := '0';
             signal reset
16
             signal Serial in
                                    : std logic := '1';
                                    : std_logic_vector(7 downto 0);
17
             signal Data out
                                    : std logic := '0';
18
             signal Data valid
19
20 pbegin
21
22
             Clk <= not Clk after 10 ns;
                                                              -- instantiate 50 MHz clk rate (20 ns pe
23
24 🖟
             tb : process
25
            begin
26
27
                     wait for 8680 ns;
28
                     reset <= '1';
29
                     wait for 20 ns;
30
                     reset <= '0';
31
                     wait for 8680 ns;
32
                     Serial in <= '0';
                                                     -- START (sends 8'h65)
33
                     wait for 8680 ns;
34
                     Serial in <= '1';</pre>
                                                      -- 0
35
                     wait for 8680 ns;
36
                     Serial in <= '0';</pre>
                                                      -- 1
37
                     wait for 8680 ns;
38
                     Serial in <= '1';
                                                      -- 2
39
                     wait for 8680 ns;
40
                     Serial in <= '0';
                                                      -- 3
41
                     wait for 8680 ns;
42
                     Serial in <= '0';
43
                     wait for 8680 ns;
44
                    Serial in <= '1';
                                                      -- 5
45
                    wait for 8680 ns;
46
                    Serial in <= '1';
                                                      -- 6
47
                    wait for 8680 ns;
48
                     Serial in <= '0';</pre>
                                                      -- 7
49
                     wait for 8680 ns;
50
                                                      -- STOP
                     Serial in <= '1';
51
52
                     wait for 26040 ns;
53
54
            end process;
55
56
            connect: entity work.uart rx
57 🛊
                     port map (
58
                             CLK i => Clk,
59
                             reset => reset,
60
                             RX SERIAL i => Serial in,
61
                             RX DATA o => Data out,
62
                             RX DATA VALID o => Data valid
63
                     );
64
65 end testbench;
```